Name: Yousef Wael Mahmoud Alkattan

1. Top module

```
THE EUR FORMUL VIEW TICIP
import uvm_pkg::*;
`include "uvm_macros.svh"
import fifo_test_pkg::*;
module fifo2 top;
bit clk;
  initial begin
    clk=0;
    forever #1 clk = ~clk;
  end
  FIFO_interface intf(clk);
  FIFO dut (intf);
  initial begin
    uvm_config_db#(virtual FIFO_interface)::set(null, "*", "fifo_vif", intf);
    run_test("fifo_test");
  end
endmodule
```

2. Fixed Design & Assertions

```
module FIFO(FIFO interface.dut intf);
        parameter FIFO_WIDTH = 16;
        parameter FIFO_DEPTH = 8;
localparam max_fifo_addr = $clog2(FIFO_DEPTH);
reg [FIFO_WIDTH-1:0] mem [FIFO_DEPTH-1:0];
reg [max_fifo_addr-1:0] wr_ptr, rd_ptr;
reg [max fifo addr:0] count;
always @(posedge intf.clk or negedge intf.rst n) begin
        if (!intf.rst_n) begin
                wr_ptr <= 0;
                intf.wr_ack <= 0; //fixed
                intf.overflow <= 0; //fixed
        end
        else if (intf.wr_en && count < FIFO_DEPTH) begin
                mem[wr_ptr] <= intf.data_in;</pre>
                intf.wr ack <= 1;</pre>
                wr_ptr <= wr_ptr + 1;
        end
        else begin
                intf.wr ack <= 0;
                if (intf.full && intf.wr_en) //fixed was & only
                         intf.overflow <= 1;
                else
                         intf.overflow <= 0;
        end
end
always @(posedge intf.clk or negedge intf.rst n) begin
        if (!intf.rst_n) begin
                rd ptr \leftarrow 0;
                intf.underflow <= 0; //fixed
                intf.data out <= 0; //fixed
        end
        else if (intf.rd en && count != 0) begin
                intf.data_out <= mem[rd_ptr];</pre>
                rd ptr <= rd ptr + 1;
        end
        else begin //fixed underflow is sequential logic
                if (intf.empty && intf.rd_en)
                         intf.underflow <= 1;
                else
                         intf.underflow <= 0;</pre>
        end
end
```

```
always @(posedge intf.clk or negedge intf.rst_n) begin
        if (!intf.rst_n) begin
                count <= 0;
        end
        else begin
                if (({intf.wr_en, intf.rd_en} == 2'b11) && intf.full) //fixed fine if both
                        count <= count - 1;
                else if (({intf.wr_en, intf.rd_en} == 2'b11) && intf.empty) //fixed fine :
                        count <= count + 1;
                else if ( ({intf.wr_en, intf.rd_en} == 2'b10) && !intf.full)
                        count <= count + 1;
                else if ( ({intf.wr_en, intf.rd_en} == 2'b01) && !intf.empty)
                        count <= count - 1;
        end
end
assign intf.full = (count == FIFO_DEPTH)? 1 : 0;
assign intf.empty = (count == 0 && intf.rst_n)? 1 : 0; //fixed
assign intf.almostfull = (count == FIFO_DEPTH-1)? 1 : 0; //fixed -1 not -2
assign intf.almostempty = (count == 1)? 1 : 0;
//assertions
`ifdef SIM
// 1. Reset Behavior
always_comb begin : rst_n_assert
    if (!intf.rst n) begin
        assert final (count == 0);
        assert final (wr_ptr == 0);
        assert final (rd_ptr == 0);
        assert final (intf.wr_ack == 0);
        assert final (intf.overflow == 0);
        assert final (intf.underflow == 0);
        assert final (intf.data_out == 0);
        assert final (intf.full == 0);
        assert final (intf.empty == 0);
        assert final (intf.almostfull == 0);
        assert final (intf.almostempty == 0);
    end
end
```

```
// 2. Write Acknowledge
ack: assert property (@(posedge intf.clk) disable iff(!intf.rst_n)
    (intf.wr_en && !intf.full) |=> intf.wr_ack);
// 3. Overflow Detection
overflow: assert property (@(posedge intf.clk) disable iff(!intf.rst n)
    (intf.full && intf.wr_en) |=> intf.overflow);
// 4. Underflow Detection
underflow: assert property (@(posedge intf.clk) disable iff(!intf.rst n)
    (intf.empty && intf.rd_en) |=> intf.underflow);
// 5. Empty Flag Assertion
empty: assert property (@(posedge intf.clk) disable iff(!intf.rst n)
    (count == 0) |-> intf.empty);
// 6. Full Flag Assertion
full: assert property (@(posedge intf.clk) disable iff(!intf.rst n)
    (count == FIF0_DEPTH) |-> intf.full);
// 7. Almost Full Condition
almostfull: assert property (@(posedge intf.clk) disable iff(!intf.rst n)
    (count == FIFO DEPTH-1) |-> intf.almostfull);
// 8. Almost Empty Condition
almostempty: assert property (@(posedge intf.clk) disable iff(!intf.rst n)
    (count == 1) |-> intf.almostempty);
// 9. Pointer Wraparound
wr_ptr_assert: assert property (@(posedge intf.clk) disable iff(!intf.rst_n)
    (intf.wr en && count < FIFO DEPTH) |=>
    (wr ptr == 0 ? $past(wr ptr) == FIFO DEPTH-1 : wr ptr == $past(wr ptr) + 1));
rd_ptr_assert: assert property (@(posedge intf.clk) disable iff(!intf.rst_n)
    (intf.rd en && count != 0) |=>
    (rd_ptr == 0 ? $past(rd_ptr) == FIFO_DEPTH-1 : rd_ptr == $past(rd_ptr) + 1));
// 10. Pointer Threshold
count range: assert property (@(posedge intf.clk) disable iff(!intf.rst n)
    (count <= FIFO DEPTH));</pre>
wr_ptr_range: assert property (@(posedge intf.clk) disable iff(!intf.rst_n)
    (wr ptr < FIFO DEPTH));
rd_ptr_range: assert property (@(posedge intf.clk) disable iff(!intf.rst_n)
    (rd ptr < FIFO DEPTH));</pre>
`endif
```

3. Interface

```
interface FIFO_interface (clk);
    parameter FIFO WIDTH = 16;
    parameter FIFO_DEPTH = 8;
    input bit clk;
    reg [FIFO WIDTH-1:0] data in;
    reg rst_n, wr_en, rd_en;
    reg [FIFO_WIDTH-1:0] data_out;
    reg wr_ack, overflow;
    reg full, empty, almostfull, almostempty, underflow;
    modport dut (
        input clk,
        input data_in, rst_n, wr_en, rd_en,
        output data_out,
        output wr_ack, overflow,
        output full, empty, almostfull, almostempty, underflow
    );
    modport tb (
        input clk,
        input data_out,
        input wr_ack, overflow,
        input full, empty, almostfull, almostempty, underflow,
        output data_in, rst_n, wr_en, rd_en
    );
    modport moniter (
        input clk,
        input data_in, rst_n, wr_en, rd_en,
        input data_out,
        input wr_ack, overflow,
        input full, empty, almostfull, almostempty, underflow
    );
endinterface
```

4. Test

```
package fifo_test_pkg;
import uvm_pkg::*;
`include "uvm macros.svh"
import fifo_env_pkg::*;
import fifo_config_pkg::*;
import fifo_sequence_pkg::*;
import fifo_reset_sequence_pkg::*;
class fifo_test extends uvm_test;
   `uvm_component_utils(fifo_test)
    fifo_env env;
    fifo_config fifo_cfg;
    fifo sequence seq1;
    fifo_reset_sequence seq2;
    function new(string name = "fifo_test", uvm_component parent = null);
        super.new(name, parent);
    endfunction
    function void build_phase(uvm_phase phase);
        super.build phase(phase);
        env = fifo_env::type_id::create("env", this);
        fifo_cfg = fifo_config::type_id::create("fifo_cfg");
        seq1 = fifo_sequence::type_id::create("seq1");
        seq2 = fifo reset sequence::type id::create("seq2");
        if (!uvm_config_db#(virtual FIFO_interface)::get(this, "", "fifo_vif", fifo_cfg.fifo_vif))
        `uvm_fatal("VIF_GET", "Failed to get virtual interface in fifo_test")
        uvm_config_db#(fifo_config)::set(this, "*", "CFG", fifo_cfg);
    endfunction
    task run_phase(uvm_phase phase);
        super.run_phase(phase);
        phase.raise_objection(this);
        `uvm_info("FIFO_TEST", "Inside the Fifo test", UVM_MEDIUM)
        seq2.start(env.m_agent.m_sequencer);
        seq1.start(env.m_agent.m_sequencer);
        phase.drop_objection(this);
    endtask
endclass
endpackage
```

5. Env

```
package fifo env pkg;
import uvm_pkg::*;
`include "uvm_macros.svh"
import fifo_agent_pkg::*;
import fifo_coverage_pkg::*;
import fifo_scoreboard_pkg::*;
  class fifo_env extends uvm_env;
    `uvm_component_utils(fifo_env)
   fifo_agent
                      m_agent;
   fifo_scoreboard m_scoreboard;
   fifo_coverage
                      m_coverage;
   function new(string name = "fifo_env", uvm_component parent = null);
        super.new(name, parent);
    endfunction
    function void build_phase(uvm_phase phase);
        super.build_phase(phase);
     m_agent = fifo_agent::type_id::create("m_agent", this);
     m_coverage = fifo_coverage::type_id::create("m_coverage", this);
     m_scoreboard = fifo_scoreboard::type_id::create("m_scoreboard", this);
    endfunction
   function void connect phase(uvm phase phase);
     m agent.agt ap.connect(m scoreboard.sb export);
     m_agent.agt_ap.connect(m_coverage.cov_ap);
    endfunction
endclass
endpackage
```

6. Agent

```
package fifo_agent_pkg;
  import uvm pkg::*;
  `include "uvm macros.svh"
  import fifo config pkg::*;
  import fifo_sequence_item_pkg::*;
  import fifo_sequencer_pkg::*;
  import fifo_driver_pkg::*;
  import fifo_monitor_pkg::*;
 class fifo_agent extends uvm_agent;
    `uvm_component_utils(fifo_agent)
    fifo driver
                   m driver;
    fifo monitor
                   m monitor;
    fifo sequencer m sequencer;
   fifo_config fifo_cfg;
    uvm analysis_port #(fifo_sequence_item) agt_ap;
   function new(string name, uvm_component parent);
      super.new(name, parent);
    endfunction
    function void build_phase(uvm_phase phase);
      super.build phase(phase);
      if (!uvm_config_db#(fifo_config)::get(this, "", "CFG", fifo_cfg))
        `uvm_fatal("AGENT_VIF", "Failed to get fifo_vif")
                 = fifo driver::type id::create("m driver", this);
     m driver
     m_monitor = fifo_monitor::type_id::create("m_monitor", this);
      m sequencer = fifo sequencer::type id::create("m sequencer", this);
      agt_ap = new("agt_ap", this);
    endfunction
    function void connect phase(uvm phase phase);
        super.connect phase(phase);
        m driver.fifo driver vif = fifo cfg.fifo vif;
        m monitor.fifo mon vif = fifo cfg.fifo vif;
        m driver.seq item port.connect(m sequencer.seq item export);
        m monitor.mon ap.connect(agt ap);
    endfunction
  endclass
endpackage
```

7. Driver

```
riie cuit roimat view meip
package fifo_driver_pkg;
import uvm_pkg::*;
`include "uvm macros.svh"
import fifo_config_pkg::*;
import fifo_sequence_item_pkg::*;
class fifo driver extends uvm driver #(fifo sequence item);
    `uvm component utils(fifo driver)
    virtual interface FIFO_interface fifo_driver_vif;
    fifo_config fifo_cfg;
    fifo sequence item req;
    function new(string name = "fifo_driver", uvm_component parent = null);
      super.new(name, parent);
    endfunction
    function void build phase(uvm phase phase);
      super.build_phase(phase);
      if (!uvm_config_db#(fifo_config)::get(this, "", "CFG", fifo_cfg))
        `uvm_fatal("build_phase", "Virtual interface not found for fifo_driver")
    endfunction
function void connect_phase(uvm_phase phase);
  super.connect_phase(phase);
  fifo_driver_vif = fifo_cfg.fifo_vif;
endfunction
    task run_phase(uvm_phase phase);
        super.run_phase(phase);
      forever begin
        req = fifo_sequence_item::type_id::create("req");
        seq_item_port.get_next_item(req);
        fifo driver vif.wr en = req.wr en;
        fifo_driver_vif.rd_en = req.rd_en;
        fifo_driver_vif.rst_n = req.rst_n;
        fifo_driver_vif.data_in = req.data_in;
        @(negedge fifo driver vif.clk);
        seq_item_port.item_done();
      end
    endtask
  endclass
endpackage
```

8. Config

```
package fifo_config_pkg;
import uvm_pkg::*;
`include "uvm_macros.svh"
class fifo_config extends uvm_object;
`uvm_object_utils(fifo_config)
virtual interface FIFO_interface fifo_vif;
function new(string name = "fifo_config");
    super.new(name);
    endfunction
endclass
endpackage
```

9. Sequence

```
the cut formut view freip
package fifo_sequence_pkg;
  import uvm_pkg::*;
  `include "uvm_macros.svh"
  import fifo_sequence_item_pkg::*;
  class fifo_sequence extends uvm_sequence#(fifo_sequence_item);
    `uvm_object_utils(fifo_sequence)
      fifo_sequence_item req;
    function new(string name = "fifo_sequence");
      super.new(name);
    endfunction
    task body();
      req = fifo_sequence_item::type_id::create("req");
     repeat (1000) begin
        start item(req);
        assert(req.randomize() with { wr_en == 1; rd_en == 0; } );
        finish_item(req);
    end
      repeat (1000) begin
        start_item(req);
        assert(req.randomize() with { wr_en == 0; rd_en == 1; } );
        finish item(req);
    end
      repeat (2000) begin
        start item(req);
        assert(req.randomize() );
        finish item(req);
    end
    endtask
  endclass
endpackage
```

10. Reset Sequence

```
package fifo_reset_sequence_pkg;
  import uvm_pkg::*;
  `include "uvm_macros.svh"
  import fifo_sequence_item_pkg::*;
  class fifo_reset_sequence extends uvm_sequence#(fifo_sequence_item);
    `uvm_object_utils(fifo_reset_sequence)
     fifo_sequence_item req;
   function new(string name = "fifo_reset_sequence");
      super.new(name);
    endfunction
   task body();
      req = fifo_sequence_item::type_id::create("req");
        start_item(req);
        req.rst_n=0;
        finish_item(req);
   endtask
  endclass
endpackage
```

11. Sequence Item

```
the care former them their
package fifo sequence item pkg;
  import uvm pkg::*;
  `include "uvm_macros.svh"
  class fifo_sequence_item extends uvm_sequence_item;
    `uvm_object_utils(fifo_sequence_item)
    parameter FIFO WIDTH = 16;
    parameter FIFO DEPTH = 8;
    parameter RD_EN_ON_DIST = 30;
    parameter WR_EN_ON_DIST = 70;
    // FIFO inputs and outputs
    rand bit [FIFO_WIDTH-1:0] data_in;
    rand bit rst_n, wr_en, rd_en;
    bit [FIFO_WIDTH-1:0] data_out;
    bit wr_ack, overflow;
    bit full, empty, almostfull, almostempty, underflow;
    // Constraint 1
    constraint reset_less_often {
        rst_n dist \{1 := 99, 0 := 1\};
    }
    // Constraint 2:
    constraint wr en distribution {
        wr_en dist {1 := WR_EN_ON_DIST, 0 := 100 - WR_EN_ON_DIST};
    // Constraint 3:
    constraint rd en distribution {
        rd en dist {1 := RD EN ON DIST, 0 := 100 - RD EN ON DIST};
    }
    function new(string name = "fifo_sequence_item");
      super.new(name);
    endfunction
  endclass
endpackage
```

12. Sequencer

```
package fifo_monitor_pkg;
  import uvm pkg::*;
  `include "uvm macros.svh"
  import fifo_sequence_item_pkg::*;
  class fifo monitor extends uvm monitor;
    `uvm_component_utils(fifo_monitor)
    virtual interface FIFO interface fifo mon vif;
    fifo sequence item item;
    uvm_analysis_port#(fifo_sequence_item) mon_ap;
    function new(string name, uvm_component parent);
      super.new(name, parent);
    endfunction
    function void build_phase(uvm_phase phase);
        super.build phase(phase);
        mon_ap = new("mon_ap", this);
    endfunction
    task run_phase(uvm_phase phase);
      forever begin
        item = fifo_sequence_item::type_id::create("item", this);
        @(negedge fifo mon vif.clk);
        item.data in
                            = fifo mon vif.data in;
                         = fifo mon vif.rst n;
        item.rst n
        item.wr_en
                       = fifo mon vif.wr en;
        item.rd_en = fifo_mon_vif.rd_en;
        item.data out = fifo mon vif.data out;
        item.wr ack = fifo mon vif.wr ack;
        item.overflow = fifo mon vif.overflow;
        item.underflow = fifo_mon vif.underflow;
        item.full = fifo mon vif.full;
        item.empty = fifo mon vif.empty;
        item.almostfull = fifo_mon_vif.almostfull;
        item.almostempty = fifo_mon_vif.almostempty;
        mon ap.write(item);
      end
    endtask
  endclass
endpackage
```

14. Coverage Collecter

```
package fifo_coverage_pkg;
  import uvm_pkg::*;
  `include "uvm_macros.svh"
  import fifo_sequence_item_pkg::*;
class fifo_coverage extends uvm_component;
  `uvm_component_utils(fifo_coverage)
  uvm_analysis_export #(fifo_sequence_item) cov_ap;
  uvm_tlm_analysis_fifo #(fifo_sequence_item) cov_fifo;
  fifo_sequence_item item;
  // Mirror interface signals here
    logic wr_en, rd_en;
    logic wr_ack, overflow;
    logic full, empty, almostfull, almostempty, underflow;
  covergroup CVG;
    // Coverpoints
                        coverpoint wr_en { bins active = {1}; bins inactive = {0}; }
   wr en cp:
                        coverpoint rd_en { bins active = {1}; bins inactive = {0}; }
    rd_en_cp:
   wr ack cp:
                       coverpoint wr_ack { bins active = {1}; bins inactive = {0}; }
                       coverpoint full { bins active = {1}; bins inactive = {0}; }
    full_cp:
                       coverpoint empty { bins active = {1}; bins inactive = {0}; }
    empty cp:
                       coverpoint almostfull { bins active = {1}; bins inactive = {0}; }
    almostfull_cp:
                       coverpoint almostempty { bins active = {1}; bins inactive = {0}; ]
    almostempty cp:
                       coverpoint underflow {bins active = {1};bins inactive = {0}; }
    underflow_cp:
                        coverpoint overflow {bins active = {1}; bins inactive = {0}; }
    overflow cp:
    // 7 required cross coverages
    cross_wr_rd_wrack:
                            cross wr_en_cp, rd_en_cp, wr_ack_cp;
    cross_wr_rd_full:
                            cross wr en cp, rd en cp, full cp;
    cross_wr_rd_empty:
                            cross wr_en_cp, rd_en_cp, empty_cp;
    cross_wr_rd_almostfull: cross wr_en_cp, rd_en_cp, almostfull_cp;
    cross_wr_rd_almostempty: cross wr_en_cp, rd_en_cp, almostempty_cp;
    cross_wr_rd_underflow: cross wr_en_cp, rd_en_cp, underflow_cp;
    cross_wr_rd_overflow: cross wr_en_cp, rd_en_cp, overflow_cp;
  endgroup
```

```
function new(string name = "fifo_coverage", uvm_component parent = null);
    super.new(name, parent);
    CVG = new();
  endfunction
  function void build_phase(uvm_phase phase);
    super.build_phase(phase);
    cov_ap = new("cov_ap", this);
    cov_fifo = new("cov_fifo", this);
  endfunction
  function void connect phase(uvm phase phase);
    super.connect_phase(phase);
    cov_ap.connect(cov_fifo.analysis_export);
  endfunction
  task run phase(uvm phase phase);
    super.run phase(phase);
    forever begin
      cov fifo.get(item);
      wr en
                    = item.wr en;
      rd_en = item.rd_en;
wr_ack = item.wr_ack;
overflow = item.overflow;
      full
                    = item.full;
      empty = item.empty;
almostfull = item.almostfull;
      almostempty = item.almostempty;
      underflow = item.underflow;
      CVG.sample();
    end
  endtask
endclass
endpackage
```

```
package fifo_scoreboard_pkg;
  `include "uvm macros.svh"
  import uvm pkg::*;
  import fifo_sequence_item_pkg::*;
  class fifo scoreboard extends uvm scoreboard;
    `uvm_component_utils(fifo_scoreboard)
    parameter FIFO_WIDTH = 16;
    parameter FIFO_DEPTH = 8;
    uvm_analysis_export #(fifo_sequence_item) sb_export;
    uvm tlm analysis fifo #(fifo sequence item) sb fifo;
   fifo sequence item seq item sb;
   int correct count = 0;
    int error_count = 0;
    // Output reference variables
   bit [FIFO_WIDTH-1:0] data_out_ref;
    bit wr_ack_ref, overflow_ref;
    bit full_ref, empty_ref, almostfull_ref;
    bit almostempty_ref, underflow_ref;
   // Reference model
    function void reference model(
      input bit [FIFO WIDTH-1:0] data out1,
      input bit wr_ack1, overflow1, full1, empty1,
      input bit almostfull1, almostempty1, underflow1
    );
      data_out_ref = data_out1;
     wr_ack_ref
                     = wr ack1;
     overflow_ref = overflow1;
                     = full1;
      full ref
     empty_ref = empty1;
      almostfull ref = almostfull1;
      almostempty ref = almostempty1;
      underflow ref = underflow1;
    endfunction
    function new(string name = "fifo_scoreboard", uvm_component parent = null);
      super.new(name, parent);
    endfunction
```

```
function void build_phase(uvm_phase phase);
  super.build_phase(phase);
  sb_export = new("sb_export", this);
  sb_fifo = new("sb_fifo", this);
endfunction
function void connect_phase(uvm_phase phase);
  super.connect_phase(phase);
  sb_export.connect (sb_fifo.analysis_export);
endfunction
task run_phase(uvm_phase phase);
  super.run_phase(phase);
  forever begin
    sb_fifo.get(seq_item_sb);
    reference_model(seq_item_sb.data_out, seq_item_sb.wr_ack, seq_item_sb.overflow,
                  seq item sb.full, seq item sb.empty, seq item sb.almostfull,
                  seq_item_sb.almostempty, seq_item_sb.underflow);
    if (seq item sb.data out != data out ref) begin
      `uvm_error("run_phase", $sformatf("Mismatch: DUT=%0d, REF=%0d",
                                        seq_item_sb.data_out, data_out_ref))
      error_count++;
    end
    else begin
      correct_count++;
    end
  end
endtask
function void report_phase(uvm_phase phase);
  super.report phase(phase);
  `uvm_info("report_phase", $sformatf("Correct transactions: %0d", correct_count), UVI
  `uvm_info("report_phase", $sformatf("Failed transactions: %0d", error_count), UVM_M
endfunction
```

endclass

endpackage

16. Do file & alsu_files

```
.... ---- . -----
vlib work
vlog +acc +define+SIM -f fifo2_files.list
vsim -voptargs=+acc fifo2_top
add wave /fifo2 top/intf/clk
add wave /fifo2_top/intf/rst_n
add wave /fifo2_top/intf/wr_en
add wave /fifo2_top/intf/rd_en
add wave /fifo2_top/intf/data_in
add wave /fifo2_top/intf/data_out
add wave /fifo2_top/intf/full
add wave /fifo2 top/intf/empty
add wave /fifo2_top/intf/almostfull
add wave /fifo2_top/intf/almostempty
add wave /fifo2_top/intf/underflow
add wave /fifo2 top/intf/overflow
add wave /fifo2 top/intf/wr ack
add wave /fifo2 top/dut/count
add wave /fifo2 top/dut/wr ptr
add wave /fifo2 top/dut/rd ptr
run -all
FIF0.sv
FIFO_interface.sv
fifo config.sv
fifo sequence item.sv
```

```
FIFO_interface.sv
fifo_config.sv
fifo_sequence_item.sv
fifo_sequence.sv
fifo_reset_sequence.sv
fifo_reset_sequence.sv
fifo_driver.sv
fifo_driver.sv
fifo_moniter.sv
fifo_agent.sv
fifo_coverage.sv
fifo_scoreboard.sv
fifo_env.sv
fifo_test.sv
fifo_top.sv
```

17. Transcript

```
UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa_UVM] questa_uvm::init(+struct)
UVM_INFO @ 0: reporter [RNTST] Running test fifo_test...
UVM_INFO fifo_test.sv(39) @ 0: uvm_test_top [FIFO_TEST] Inside the Fifo test
| UVM_INFO verilog_src/uvm-1.ld/src/base/uvm_objection.svh(1267) @ 8002: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase UVM_INFO fifo_scoreboard.sv(78) @ 8002: uvm_test_top.env.m_scoreboard [report_phase] Correct transactions: 4001 UVM_INFO fifo_scoreboard.sv(79) @ 8002: uvm_test_top.env.m_scoreboard [report_phase] Failed transactions: 0
+ --- UVM Report Summary ---
*** Report counts by severity
UVM_INFO: 7
UVM_WARNING: 0
UVM_ERROR : 0
* * Report counts by id
  [FIFO_TEST] 1
[Questa UVM]
[RNTST]
[report_phase]
i ** Note: $finish : C:/questasim64_2021.1/win64/../
i Time: 8002 ns Iteration: 61 Instance: /fifo2_top
                         : C:/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
# Break in Task uvm pkg/uvm_root::run_test at C:/questasim64_2021.1/win64/../verilog_src/uvm-1.ld/src/base/uvm_root.svh line 430
```


18. Assertions & Coverage

* INdii	ie	Assertion Type	Language	Enable	Failure Count	Pass Count	Active Count	Memory	Peak Memory	Peak Memory Time	Cumulative Threads	AIV D	Assertion Expression	Induded
	/uvm_pkg::uvm_re	. Immediate	SVA	on	0	0	,	-	-	-		off	assert (\$cast(seq,o))	×
	/uvm_pkg::uvm_re	. Immediate	SVA	on	0	. 0	,	-	-	-		off	assert (\$cast(seq,o))	×
	/fifo_sequence_pk		SVA	on	0	1		-	-	-		off	assert (randomize())	✓
	/fifo_sequence_pk		SVA	on	0	1		-	-	-		off	assert (randomize())	1
	/fifo_sequence_pk	Immediate	SVA	on	0	, 1		-	-	-		off	assert (randomize())	√
	/fifo2_top/dut/ack	Concurrent	SVA	on	0	1		0B	OB	0 ns	0	off	assert(@(posedge intf.clk) disable	
⊕ -△	/fifo2_top/dut/ove	Concurrent	SVA	on	0	. 1		0B	OB	0 ns	0	off	assert(@(posedge intf.clk) disable	🗸
⊕ -△			SVA	on	0	, 1	-	0B	OB	0 ns		off	assert(@(posedge intf.clk) disable	
	/fifo2_top/dut/emp	. Concurrent	SVA	on	0	, 1		0B	OB	0 ns	0	off	assert(@(posedge intf.clk) disable	
⊕-▲	/fifo2_top/dut/full	Concurrent	SVA	on	0	1		0B	OB	0 ns	0	off	assert(@(posedge intf.clk) disable	🗸
	/fifo2_top/dut/alm		SVA	on	0	, 1		0B	0B	0 ns	0	off	assert(@(posedge intf.clk) disable	🗸
	/fifo2_top/dut/alm		SVA	on	0	. 1		0B	0B	0 ns	0	off	assert(@(posedge intf.dk) disable	🗸
⊕-▲	/fifo2_top/dut/wr	. Concurrent	SVA	on	0	. 1		0B	0B	0 ns	0	off	assert(@(posedge intf.clk) disable	🗸
⊕ ▲	/fifo2_top/dut/rd	Concurrent	SVA	on	0	i 1		0B	0B	0 ns	0	off	assert(@(posedge intf.clk) disable	🗸
⊕-△	/fifo2_top/dut/cou	Concurrent	SVA	on	0	. 1		0B	0B	0 ns	0	off	assert(@(posedge intf.clk) disable	
⊕ 🛕	/fifo2_top/dut/wr	Concurrent	SVA	on	0	i 1		0B	0B	0 ns	0	off	assert(@(posedge intf.clk) disable	🗸
⊕△			SVA	on	0	. 1		0B	0B	0 ns	0	off	assert(@(posedge intf.clk) disable	🗸
+	/fifo2_top/dut/rst	. Immediate	SVA	on	0	, 1		-	-	-		off	assert (count==0)	1
⊕-∆			SVA	on	0	, 1	_	-	-	-		off	assert (wr_ptr==0)	1
+	/fifo2_top/dut/rst	. Immediate	SVA	on	0	, 1		-	-	-		off	assert (rd_ptr==0)	1
	/fifo2_top/dut/rst		SVA	on	0	. 1	_	-	-	-		off	assert (~intf.wr_ack)	1
	/fifo2_top/dut/rst	. Immediate	SVA	on	0	, 1	_	-	-	-		off	assert (~intf.overflow)	1
	/fifo2_top/dut/rst	. Immediate	SVA	on	0	. 1	_	-	-	-		off	assert (~intf.underflow)	1
	/fifo2_top/dut/rst	. Immediate	SVA	on	0	, 1		-	-	-		off	assert (intf.data_out==0)	1
	/fifo2_top/dut/rst	. Immediate	SVA	on	0	. 1	_	-	-	-		off	assert (~intf.full)	1
	/fifo2_top/dut/rst		SVA	on	0	, 1		-	-	-		off	assert (~intf.empty)	1
	/fifo2_top/dut/rst		SVA	on	0	, 1	_	-	-	-		off	assert (~intf.almostfull)	1
	/fifo2 top/dut/rst	. Immediate	SVA	on	0	, 1	_	_				off	assert (~intf,almostemptv)	1

_⊢ /fifo_coverage_pk	92.18%			
TYPE CVG	92.18%	100	92.18%	auto(1)
<u>→</u> I CVP CVG::	100.00%	100	100.00	
<u> </u>	100.00%	100	100.00	
<u> </u>	100.00%	100	100.00	4
E- CVP CVG::f	100.00%	100	100.00	, V
E- CVP CVG::	100.00%	100	100.00	Thats
E- CVP CVG::	100.00%	100	100.00	-C Macci
E- CVP CVG::	100.00%	100	100.00	iahu not.
±- I CVP CVG::	100.00%	100	100.00	With the c
E- CVP CVG::	100.00%	100	100.00	
<u>→</u>	75.00%	100	75.00%	100%
<u>→</u>	75.00%	100	75.00%	•
<u>→</u>	75.00%	100	75.00%	
<u>→</u> CROSS CV	100.00%	100	100.00	
<u> </u>	100.00%	100	100.00	
<u>→</u> CROSS CV	75.00%	100	75.00%	
	75.00%	100	75.00%	

18. Waveform

Write only Sequence)



Write_Read sequence)

