



Arithmetic and Logical Unit Design Project

Table of Contents

ALU Code
3

Testbench
6

Waveforms:
7

Circuit Schematics
10

ALU Code

```
--                                4-bit ALU

--      sel      Operation      Unit
--      0000      increment a
--      0001      decrement a
--      0010      transfer b
--      0011      increment b      Arithmetic
--      0100      decrement b
--      0101      transfer a
--      0110      add a and b
--      0111      multiply a by 2
--      1000      complement a (1s complement)
--      1001      complement b
--      1010      AND
--      1011      OR
--      1100      XOR      Logic
--      1101      XNOR
--      1110      NAND
--      1111      NOR

library ieee;
use ieee.std_logic_1164.all; use
ieee.std_logic_signed.all;
entity ALU
is port(
    a,b,sel: IN  STD_LOGIC_VECTOR(3 downto 0);
    y : out STD_LOGIC_VECTOR(4 downto 0)
); end
ALU;

architecture Alu of Alu is
begin
process(a,b,sel)

Variable yav : STD_LOGIC_VECTOR(4 downto 0);
-- variable to hold the output in arithmetic operations
variable ylv : STD_LOGIC_VECTOR(3 downto
0);
-- variable to hold the output in logic operations

variable temp : STD_LOGIC_VECTOR(4 downto 0);

begin
```

-- Arithmetic Operations

```
if (sel = "0000") then          --Increment a
    temp(4 downto 0) := ("00000" + a + "0001");
    yav := temp;

elseif (sel = "0001") then      -- decrement a          temp(4
downto 0) := ("00000" + a + "1111");
    yav := temp;

elseif (sel = "0010") then      -- transfer b
    yav := ("00000" + b);

elseif (sel = "0011") then      -- increment b
    temp(4 downto 0) := ("00000" + b + "0001");
    yav := temp;

elseif (sel = "0100") then      -- decrement b
temp(4 downto 0) := ("00000" + b + "1111");
    yav := temp;

elseif (sel = "0101") then      -- transfer a
    yav := "00000" + a;

elseif (sel = "0110") then      -- Add a and b
    temp(4 downto 0) := ("00000" + a + b);
    yav := temp;

elseif (sel = "0111") then      -- multiply (a) by 2 or shift left 1 bit
    temp(4 downto 0) := ("00000" + a + a);
    yav := temp;
```

-- Logic Operations

```
elseif (sel = "1000") then      -- 1's complement of a (invert a)
    ylv := NOT a;

elseif (sel = "1001") then      -- 1's complement of b (invert b)
    ylv := NOT b;

elseif (sel = "1010") then      -- a AND b
    ylv := (a AND b);

elseif (sel = "1011") then      -- a OR b
ylv := (a OR b);
```

```

elsif (sel = "1100") then      -- a XOR b
    ylv := (a XOR b);

elsif (sel = "1101") then      -- a XNOR b
    ylv := (a XNOR b);

elsif (sel = "1110") then      -- a NAND b
    ylv := (a NAND b);

elsif (sel = "1111") then      -- a NOR b
    ylv := (a NOR b);

                                end if;

```

```

    if (sel(3) = '0') then
        y <= yav;
    elsif (sel(3) = '1') then
        y <= ("0" & ylv);
    end if;
end
process; end
Alu;

```

Testbench

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL; use
ieee.std_logic_signed.all;

ENTITY tst IS
END tst;

ARCHITECTURE behavior OF tst IS

COMPONENT Alu PORT (      sel : IN
std_logic_vector(3 downto 0);      a : IN
std_logic_vector(3 downto 0);      b : IN
std_logic_vector(3 downto 0);      y : OUT
std_logic_vector(4 downto 0)
);

END COMPONENT;

    --Inputs
    signal sel : std_logic_vector(3 downto 0) := (others => '0');
signal a : std_logic_vector(3 downto 0) := (others => '0');
signal b : std_logic_vector(3 downto 0) := (others => '0');

    --Outputs
    signal y : std_logic_vector(4 downto 0);





BEGIN      uut: Alu
PORT MAP (
sel => sel,
a => a,      b =>
b,      y => y
);





    -- Stimulus process
stim_proc: process      begin



    a <= "1000";      -- input a to change      b <=
"1011";      -- input b to change
    sel <= "0000";
wait for 100 ns;
    for i in 0 to 15 loop
sel <= sel + "0001";      wait
for 100 ns;
    end loop;
    ----      wait;
end process;

END;
```


Waveforms:









Circuit Schematics



The full design of 4 bits ALU With sign extension




The increase and decrease of A circuit design







A buffer of 5 input bus




The design of 3 input NAND gate




Bus of 4 for two input mux




Bus of 5 for two input mux




The Design of the two input Multiplexer using transmission gates and Inverters




The design of two input XNOR gate using transmission gates and Inverters




The design of two input XOR gate using transmission gates and Inverters




The Design of two input NAND gate




The Design of two input NOR gate




The Design of two input OR using NOR gate and Inverter




The design of transmission gate







The one Bit Logic unit




The four(4) Bits logic unit




The design of the inverter



Transfer and increase B




The design of Half Adder




The design of the full adder (using Two Half Adders)




The design of buffer




The design of (transfer and increase b)




The design of decrease (b) && transfer (a)



The design of AND gate using NAND and Inverter





The design of increase and decrease a



The design of add a&b ($a+b$) and (the $2*a$)

11.7 GHZ





Transient Response

Sun Jul 11 09:13:54 2021

