Spartan6 DSP48A1

FPGA Flow

Created by : Yousef Gamal

Table of Contents

1.	Spartan-6 DSP48A1 Overview	3				
1.1	1. Description	3				
1.2	2. Key Features	3				
1.3	3. Applications	3				
1.4	4. Configuration and Usage	3				
2.	RTL Code					
2.1	1. Pipeline Stage Module	4				
2.2	2. DSP Top Module	5				
3.	Testbench Code	10				
4.	Do File	15				
5.	Waveform	16				
6.	Transcript	16				
7.	Constraints	17				
8.	Elaboration	17				
.8.	.1 Messages tab	17				
8.2	2. Schematic	18				
9.	Synthesis	19				
9.1	1. Messages tab	19				
9.1	1.1. Comments for Warnings	19				
9.2	2. Netlist Generation	20				
9.3	3. Report timing summary	21				
9.4	4. Utilization Report	21				
10.	Implementation	21				
10.).1. Message tab	21				
10.	0.2. Device	22				
10.).3. Design timing summary	22				
10.	0.4. Utilization Report	23				
1	10.4.1. Hierarchy	23				
1	10.4.2 Summary	23				

1. Spartan-6 DSP48A1 Overview

1.1. Description

The DSP48A1 slice in the Spartan-6 FPGA family is a versatile, high-performance DSP block optimized for digital signal processing applications. It is integrated into the FPGA fabric to enhance computational efficiency and performance.

1.2. Key Features

- **Arithmetic Operations:** Supports 18x18-bit multiply-accumulate (MAC) operations, enabling efficient processing of complex arithmetic functions.
- **Data Widths:** Can handle data widths of up to 48 bits, accommodating a wide range of signal processing tasks.
- **Operation Modes**: Capable of performing various operations such as multiplication, accumulation, and other arithmetic functions.
- **Resource Efficiency:** Designed to deliver high performance while minimizing the usage of FPGA resources, making it suitable for applications with stringent resource constraints.


1.3. Applications

The DSP48A1 slice is ideal for applications requiring intensive arithmetic processing, including:

- Digital filters
- Fast Fourier Transforms (FFT)
- Signal modulation and demodulation

1.4. Configuration and Usage

The DSP48A1 block can be configured using Xilinx's design tools (e.g., Vivado) to match the specific needs of the application. It offers flexibility in terms of input and output data width and supports various mathematical functions.



2. RTL Code

2.1. Pipeline Stage Module

```
module pipeline_stage #(
    parameter WIDTH = 8,
    parameter reset_type = "ASYNC",
    parameter sel = 1 )
    input [WIDTH-1:0] DATA_IN,
    input CLK,
    input reset,
    input ENABLE,
    output reg [WIDTH-1:0] DATA_OUT
);
    if (sel)
        begin
             // Registering Data
            if (reset_type == "SYNC")
                 begin
                         always @(posedge CLK)
                         begin
                              if (reset)
                                  DATA_OUT <= {WIDTH{1'b0}};</pre>
                              else if (ENABLE)
                                  DATA_OUT <= DATA_IN;</pre>
                         end
            else if (reset type == "ASYNC")
                 begin
                     always @(posedge CLK or posedge reset)
                         if (reset)
                              DATA_OUT <= {WIDTH{1'b0}};</pre>
                         else if (ENABLE)
                                  DATA_OUT <= DATA_IN;</pre>
                 end
    else
        begin
            // Bypassing Data
            always @(*)
                 begin
                     DATA_OUT = DATA_IN;
        end
endgenerate
```

2.2. DSP Top Module

```
module DSP_top_module
#(
   /*----specify the number of pipeline registers for input paths.----*/
   parameter AOREG
                       = 0 , /* no register */
                       = 1 , /* one register */
   parameter A1REG
                       = 0 , /* no register */
   parameter B0REG
   parameter B1REG
   parameter CREG
                      = 1 , /* one register */
   parameter DREG
   parameter MREG
   parameter PREG
                       = 1 , /* one register */
   parameter CARRYINREG = 1 , /* one register */
   parameter CARRYOUTREG = 1 , /* one register */
   parameter OPMODEREG = 1 , /* one register */
   /*---determine the carry cascade input source, Values CARRYIN or opcode[5].---*/
   /*---If neither "CARRYIN" nor "OPMODE5" is set, the output is tied to 0.---*/
   parameter CARRYINSEL = "OPMODE5" , /* default value */
   /*---specifies the source of the input to the B port-----*/
   /*----DIRECT: The B port gets its input directly from the B input of the slice.---*/
   /*---CASCADE: The B port gets its input from the BCIN (B cascaded input) of the
         previous DSP48A1 slice.--*/
   /*----- else ==> the mux output should be Zero -----*/
    parameter B_INPUT = "DIRECT" ,
    /*--determines the reset for the DSP48A1 slice is synchronous or asynchronous--*/
    /*--ASYNC: Resets occur asynchronously---- */
    /*--SYNC : Resets occur synchronously----*/
   parameter RSTTYPE = "SYNC" ,
   /*parameters for cascading DSP48A1*/
   parameter BCIN_val = 18'd2024
   /*----*/
   input [7: 0]OPMODE ,
 /*--Control input to select the arithmetic operations of the DSP48A1 slice--*/
   input [17:0] A ,
/* input to multiplier && optionally to post adder/subtracter depending on OPMODE[1:0].*/
   input [17:0] B , /* pre-adder/subtractor input/ multiplier based on OPMODE[4]/ post-
adder/subtractor based on OPMODE[1:0].*/
```

```
input [17:0] D ,
 /* pre-adder/subtracter input | D[11:0] are concatenated with A and B and optionally */
/*sent to post-adder/subtracter depending on the value of OPMODE[1:0]. */
    input [47:0] C , /* input to post-adder/subtracter*/
    input CARRYIN , /* carry input to the post-adder/subtracter*/
   input CEA , /*Clock enable for the A port registers (AOREG & A1REG)*/
   input CEB , /*Clock enable for the B port registers (BOREG & B1REG)*/
   input CEC , /*Clock enable for the C port registers (CREG) */
   input CED , /*Clock enable for the D port registers (DREG) */
   input CEM , /*Clock enable for the multiplier registers (MREG). */
   input CEP , /*Clock enable for the P output port registers: (PREG = 1). */
   input CEOPMODE , /*Clock enable for the opmode register (OPMODEREG).*/
   input CECARRY IN OUT ,
 /*Clock enables the carry-in register and the carry-out register.*/
/*--All resets are active high. sync or async depending on the parameter RSTTYPE--*/
   input RSTA
                         , /*Reset for the A registers: (A0REG & A1REG).*/
   input RSTB
                            /*Reset for the B registers: (BOREG & B1REG).*/
                           /*Reset for the C registers: (CREG).*/
   input RSTC
   input RSTCARRY_IN_OUT ,/*Reset for the carry-in register and the carry-out register*/
   input RSTD
                          ,/*Reset for the multiplier register (MREG)*/
   input RSTM
   input RSTOPMODE
                          ,/*Reset for the opmode register (OPMODEREG).*/
   input RSTP
                          ,/*Reset for the P output registers (PREG = 1).*/
   input [47:0] PCIN
                          ,/*Cascade input for Port P.*/
   input [17:0] BCIN
                          ,/*Cascade input for Port B.*/
   output [17:0]BCOUT , /*Cascade output for Port B.*/
   output [47:0]PCOUT , /*Cascade output for Port P.*/
   output [35:0] M , /* buffered multiplier data output*/
                        /* MREG = 1 ==> output of multiplier is registered */
                        /* MREG = 0 ==> Direct output of multiplier */
   output [47:0] P , /*output of post adder/subtractor */
                        /* PREG = 1 ==> output is registered */
                        /* PREG = 0 ==> Direct output */
   output CARRYOUT,/*carry out signal from post adder / subtracter */
                       /* CARRYOUTREG = 1 ==> output is registered */
                       /* CARRYOUTREG = 0 ==> Direct output */
   output CARRYOUTF /*It is a copy of the CARRYOUT signal */
);
```

```
----*/
               ---parameters(WIDTH , reset type , sel)------
    wire signed [17:0] D_stage_out , A0_stage_out , A1_stage_out , B0_stage_out, B1_stage_out;
wire signed [47:0] C stage out ;
wire signed [7 :0] OPMODE_stage_out ;
pipeline_stage #(.WIDTH(18) , .reset_type(RSTTYPE) , .sel(DREG) ) D_STAGE
( .DATA_IN(D) , .CLK(CLK) , .reset(RSTD) , .ENABLE(CED) , .DATA_OUT(D_stage_out) );
generate
     if(B INPUT == "DIRECT")
         begin : direct case
            pipeline_stage #(.WIDTH(18) , .reset_type(RSTTYPE) , .sel(BOREG) ) BO_STAGE
( .DATA IN(B) , .CLK(CLK) , .reset(RSTB), .ENABLE(CEB) , .DATA OUT(B0 stage out));
     else if (B INPUT == "CASCADE")
         begin : cascade_case
            pipeline_stage #(.WIDTH(18) , .reset_type(RSTTYPE) , .sel(BOREG) ) BO_STAGE
( .DATA_IN(BCIN_val), .CLK(CLK), .reset(RSTB), .ENABLE(CEB) , .DATA_OUT(B0_stage_out) );
     else
         begin : default case
            assign B0_stage_out = 18'h00000;
endgenerate
 pipeline_stage #(.WIDTH(18) , .reset_type(RSTTYPE) , .sel(A0REG) ) A0_STAGE
 ( .DATA_IN(A, .CLK(CLK) , .reset(RSTA) , .ENABLE(CEA) , .DATA_OUT(A0_stage_out));
 pipeline_stage #(.WIDTH(48) , .reset_type(RSTTYPE) , .sel(CREG) ) C_STAGE
 ( .DATA_IN(C) , .CLK(CLK) , .reset(RSTC) , .ENABLE(CEC) , .DATA_OUT(C_stage_out));
   pipeline_stage #(.WIDTH(8) , .reset_type(RSTTYPE) , .sel(OPMODEREG) ) OPMODE_STAGE
(.DATA_IN(OPMODE),.CLK(CLK),.reset(RSTOPMODE), .ENABLE(CEOPMODE),
  .DATA OUT(OPMODE stage out) );
reg [17:0] pre_adder_sub_output_stage , B1_stage_in ;
always@(*)
begin
       if(OPMODE_stage_out[6])
            pre_adder_sub_output_stage = D_stage_out - B0_stage_out ;
       else
            pre_adder_sub_output_stage = D_stage_out + B0_stage_out ;
              if( OPMODE_stage_out[4] )
                     B1_stage_in = pre_adder_sub_output_stage ;
```

```
else
                       B1_stage_in = B0_stage_out;
    pipeline_stage #(.WIDTH(18) , .reset_type(RSTTYPE) , .sel(B1REG) ) B1_STAGE
  ( .DATA_IN(B1_stage_in) , .CLK(CLK) , .reset(RSTB) , .ENABLE(CEB) ,
.DATA_OUT(B1_stage_out) );
 assign BCOUT = B1 stage out ;
    pipeline_stage #(.WIDTH(18) , .reset_type(RSTTYPE) , .sel(A1REG) ) A1_STAGE
  (.DATA_IN(A0_stage_out) , .CLK(CLK) , .reset(RSTA) , .ENABLE(CEA) ,
.DATA OUT(A1 stage out) );
wire signed [35:0] mutliplier stage out ;
assign mutliplier_stage_out = A1_stage_out * B1_stage_out ;
    pipeline_stage #(.WIDTH(36) , .reset_type(RSTTYPE) , .sel(MREG) ) M_STAGE
 (.DATA_IN(mutliplier_stage_out) , .CLK(CLK), .reset(RSTM), .ENABLE(CEM) ,.DATA_OUT(M));
wire current carry in ;
generate
    if(CARRYINSEL == "OPMODE5")
        assign current_carry_in = OPMODE_stage_out[5] ;
    else if(CARRYINSEL == "CARRYIN")
        assign current_carry_in = CARRYIN ;
endgenerate
wire CIN;
    pipeline_stage #(.WIDTH(1) , .reset_type(RSTTYPE) , .sel(CARRYINREG) ) CYI_STAGE
  ( .DATA_IN(current_carry_in) , .CLK(CLK) , .reset(RSTCARRY_IN_OUT) ,
.ENABLE(CECARRY_IN_OUT) , .DATA_OUT(CIN) );
  reg [47:0] Z_mux_stage_out, X_mux_stage_out;
  reg [47:0] post_adder_sub_output_stage;
  reg [48:0] post_adder_sub_temp ;
 reg CYO_in;
```

```
always@(*)
 begin
       case( {OPMODE stage out[3] , OPMODE stage out[2] } )
           2'b00: Z_mux_stage_out = 48'h000000000000;
           2'b01: Z mux stage out = PCIN;
           2'b10: Z_mux_stage_out = P;
           2'b11: Z_mux_stage_out = C_stage_out ;
       endcase
       case( {OPMODE_stage_out[1] , OPMODE_stage_out[0] } )
           2'b00: X mux stage out = 48'h000000000000;
           2'b01: X_mux_stage_out = { { 12{mutliplier_stage_out[35]} } ,
mutliplier stage out };
           2'b10: X mux stage out = P;
           2'b11: X_mux_stage_out = { D_stage_out[11:0] , A1_stage_out[17:0]
  B1_stage_out[17:0] } ;
       endcase
      if( OPMODE stage out[7] )
           post adder_sub_temp = Z_mux_stage_out - (X_mux_stage_out + CIN) ;
    else
           post_adder_sub_temp = Z_mux_stage_out + X_mux_stage_out + CIN ;
           post_adder_sub_output_stage = post_adder_sub_temp[47 : 0] ;
           CYO_in = post_adder_sub_temp[48] ;
   pipeline_stage #(.WIDTH(1) , .reset_type(RSTTYPE) , .sel(CARRYOUTREG) ) CYO_STAGE
  (.DATA_IN(CYO_in),.CLK(CLK),.reset(RSTCARRY_IN_OUT),.ENABLE(CECARRY_IN_OUT),
.DATA OUT(CARRYOUT) ) ;
   assign CARRYOUTF = CARRYOUT ;
    pipeline_stage #(.WIDTH(48) , .reset_type(RSTTYPE) , .sel(PREG) ) P_STAGE
  ( .DATA_IN(post_adder_sub_output_stage) , .CLK(CLK) , .reset(RSTP) , .ENABLE(CEP) ,
.DATA_OUT(P) );
 assign PCOUT = P ;
endmodule
```

3. Testbench Code

```
/* This testbench is done for some default value */
/* if we need to change it pass the required paramter to DUT and change the delay */
/* Defaults ==> A0 , B0 are not exist */
/* Defaults ==> carry in is opmode [5] */
/* Defaults ==> disable cascading for port B*/
module DSP tb ;
   reg CLK;
   reg [7: 0]OPMODE ;
   reg [17:0] A , B , D ;
   reg [17:0] BCIN ;
   reg [47:0] PCIN ;
   reg [47:0] C;
   reg CARRYIN ;
   reg CEA ,CEB , CEC , CED , CEM , CEP ;
   reg CEOPMODE ;
   reg CECARRY_IN_OUT ;
   reg RSTA , RSTB , RSTC , RSTD , RSTM , RSTP ;
   reg RSTCARRY IN OUT ;
   reg RSTOPMODE ;
   wire [17:0]BCOUT;
   wire [47:0]PCOUT;
   wire [35:0] M;
   wire [47:0] P;
   wire CARRYOUT;
   wire CARRYOUTF;
   reg [17:0]BCOUT expected;
   reg [47:0]PCOUT_expected;
   reg [35:0] M_expected;
   reg [47:0] P_expected;
   reg CARRYOUT_expected;
   reg CARRYOUTF_expected;
DSP top module DUT (.*);
always
   begin
       CLK = 0;
       #10;
       CLK = 1;
       #10;
   end
```

```
initial
   begin
   $display(" start simulation :) ");
   $display(" ========= ");
 /*----initialize Data ports to Zero at -Ve edge CLock -----*/
@(negedge CLK);
A = 0; B = 0; D = 0; C = 0;
CEA = 0; CEB = 0; CEC = 0;
CED = 0; CEM = 0; CEP = 0;
RSTOPMODE = 0; RSTCARRY_IN_OUT = 0;
CARRYIN = 0; OPMODE = 0;
CEOPMODE = 0; CECARRY IN OUT = 0;
RSTA = 0; RSTB = 0; RSTC = 0;
RSTD = 0; RSTM = 0; RSTP = 0;
BCIN = 0; PCIN = 0;
repeat(2)@(negedge CLK); // hold the data for 2 clock cycles
 /* Check the reset functionality */
/* Initialize reset by 1*/
       RSTA = 1; RSTB = 1; RSTC = 1;
       RSTD = 1; RSTM = 1; RSTP = 1;
       RSTOPMODE = 1; RSTCARRY IN OUT = 1;
/* -----Expect the all output signals to be Zero----- */
BCOUT_expected = 18'h00000 ; PCOUT_expected = 48'h000000000000000 ; M_expected = 36'h00000000000 ; P_expected = 48'h000000000000000000 ;
CARRYOUT_expected = 1'b0 ; CARRYOUTF_expected = 1'b0 ;
@(negedge CLK); // synchronous the outputs with -Ve edge Clock
      BCOUT_expected != BCOUT || PCOUT_expected != PCOUT || M_expected != M_expected ||
     P_expected != P || CARRYOUT_expected != CARRYOUT || CARRYOUTF_expected != CARRYOUTF
       begin
            $display("Error for reset at time : %t" , $time);
       end
 /*-----*/
 /*----*/
@(negedge CLK); // stimulate at -Ve edge Clock
RSTA = 0; RSTB = 0; RSTC = 0;
RSTD = 0; RSTM = 0; RSTP = 0;
RSTOPMODE = 0; RSTCARRY_IN_OUT = 0;
CEA = 1; CEB = 1; CEC = 1;
CEM = 1; CEP = 1; CED = 1;
```

```
CEOPMODE = 1 ; CECARRY_IN_OUT = 1 ;
D = 18'd10; B = 18'd20; A = 18'd40; OPMODE[6] = 0; OPMODE[4] = 1;
// addition and pass the value (30) to multiplier which pass the value (40*(10+20))
M_expected = 1200 ; BCOUT_expected = 30 ;
OPMODE[1:0] = 2'b01; // pass the value (1200)
OPMODE[3:2] = 2'b00; // add Zero with the value 1200
OPMODE[7] = 0 ; // addition op
OPMODE[5] = 1 ; // carry in ==> the addition will be 1201
P expected = 48'd1201; PCOUT expected = 1201;
CARRYOUT expected = 0;
CARRYOUTF_expected = 0 ;
repeat(4)@(negedge CLK); // synchronous the output with delay of registers
if (
      BCOUT expected != BCOUT || PCOUT expected != PCOUT || M expected != M expected ||
      P_expected != P || CARRYOUT_expected != CARRYOUT || CARRYOUTF_expected != CARRYOUTF
       begin
             $display("Error for arithmatic operations at time : %t" , $time);
                     ------ Direct case two pass then add ------
@(negedge CLK); // stimulate at -Ve edge Clock
B = 18'd46; A = 18'd10; OPMODE[4] = 0;
// pass the value (46) to multiplier which passes the value( 10st(46) )
M_expected = 460; BCOUT_expected = 46;
OPMODE[1:0] = 2'b01 ; // pass the value (460)
OPMODE[3:2] = 2'b00; // add Zero with the value 460
OPMODE[7] = 0 ; // add op
OPMODE[5] = 1 ; // carry in ==> the subtraction will be 461
P_expected = 48'd461; PCOUT_expected = 48'd461;
CARRYOUT_expected = 0 ;
CARRYOUTF_expected = 0 ;
repeat(4)@(negedge CLK); // synchronous the output with delay of registers
if (
       BCOUT_expected != BCOUT || PCOUT_expected != PCOUT || M_expected != M_expected ||
     P_expected != P || CARRYOUT_expected != CARRYOUT || CARRYOUTF_expected != CARRYOUTF
       begin
             $display("Error for arithmatic operations at time : %t" , $time);
       end
```

```
---- Direct case three sub then add --
@(negedge CLK); // stimulate at -Ve edge Clock
D = 18'd50; B = 18'd35; A = 18'd10; OPMODE[4] = 1; OPMODE[6] = 1;
M_expected = 150 ; BCOUT_expected = 15 ;
OPMODE[1:0] = 2'b01; // pass the value (150)
OPMODE[3:2] = 2'b00 ; // add Zero with the value 150
OPMODE[7] = 0 ; // add op
OPMODE[5] = 1 ; // carry in ==> the subtraction will be 151
P expected = 48'd151; PCOUT expected = 48'd151;
CARRYOUT expected = 0;
CARRYOUTF_expected = 0;
repeat(4)@(negedge CLK) ; // synchronous the output with delay of registers
if (
      BCOUT_expected != BCOUT || PCOUT_expected != PCOUT || M_expected != M_expected ||
      P_expected != P || CARRYOUT_expected != CARRYOUT || CARRYOUTF_expected != CARRYOUTF
       begin
             $display("Error for arithmatic operations at time : %t" , $time);
                      ----- Direct case Four sub / add -----
@(negedge CLK); // stimulate at -Ve edge Clock
D = 18'd1000; B = 18'd200; A = 18'd4; OPMODE[6] = 1; OPMODE[4] = 1;
// subtrcation and pass the value (800) to multiplier which pass the value( 4*(1000 - 200)
M_expected = 3200 ; BCOUT_expected = 800 ;
OPMODE[1:0] = 2'b01; // pass the value (3200)
C = 48'd1200;
OPMODE[3:2] = 2'b11 ; // add C + M + cin
OPMODE[7] = 0 ; // addition op
OPMODE[5] = 1 ; // carry in ==> the subtraction will be 4401
P_expected = 48'd4401; PCOUT_expected = 48'd4401;
CARRYOUT_expected = 0 ;
CARRYOUTF expected = 0;
repeat(4)@(negedge CLK); // synchronous the output with delay of registers
if (
      BCOUT_expected != BCOUT || PCOUT_expected != PCOUT || M_expected != M_expected ||
     P_expected != P || CARRYOUT_expected != CARRYOUT || CARRYOUTF expected != CARRYOUTF
       begin
             $display("Error for arithmatic operations at time : %t" , $time);
       end
```

```
-----Direct case five sub / sub ------
@(negedge CLK); // stimulate at -Ve edge Clock
D = 18'd1000; B = 18'd200; A = 18'd4; OPMODE[6] = 1; OPMODE[4] = 1;
// subtrcation and pass the value (800) to multiplier which pass the value( 4*(1000 - 200)
M expected = 3200; BCOUT expected = 800;
OPMODE[1:0] = 2'b01; // pass the value (3200)
C = 48'd5600;
OPMODE[3:2] = 2'b11 ; // add C - M - cin
OPMODE[7] = 1 ; // subtraction op
OPMODE[5] = 1; // carry in ==> the subtraction will be 4401
P expected = 48'd2399 ; PCOUT expected = 48'd2399 ;
CARRYOUT_expected = 0 ;
CARRYOUTF_expected = 0 ;
repeat(4)@(negedge CLK); // synchronous the output with delay of registers
if (
      BCOUT expected != BCOUT || PCOUT expected != PCOUT || M expected != M expected ||
      P expected != P || CARRYOUT expected != CARRYOUT || CARRYOUTF expected != CARRYOUTF
       begin
             $display("Error for arithmatic operations at time : %t" , $time);
       end
       -----Last Direct case sub / sub for -Ve numbers ------
@(negedge CLK); // stimulate at -Ve edge Clock
D = -18'd500; B = 18'd200; A = 18'd5; OPMODE[6] = 1; OPMODE[4] = 1;
// subtrcation and pass the value (-700) to multiplier which pass the value( 5*(-500 -
200))
M_expected = -3500 ; BCOUT_expected = -700 ;
OPMODE[1:0] = 2'b01; // pass the value (-3500)
C = 48'd5600;
OPMODE[3:2] = 2'b11 ; // add C - M - cin
OPMODE[7] = 1 ; // subtraction op
OPMODE[5] = 1 ; // carry in ==> the subtraction will be 4401
P_expected = 48'h00000000238B ; PCOUT_expected = 48'h00000000238B ; // this values for
Sign extension operation
CARRYOUT expected = 1;
CARRYOUTF_expected = 1;
```

4. Do File

```
# open work for projects
vlib work

# compile files
vlog DSP_top_module.v DSP_TB.v Pipeline_stage.v


# simulate testbench
vsim -voptargs="+acc" work.DSP_tb

add wave *

# for the DUT internal signals
add wave /DUT/*

# run the simulation
run -all
```

5. Waveform



6. Transcript

```
VSIM 3> run -all

# start simulation :)

# ---- The testbench is done successfully :) -----

# ** Note: $stop : DSP_TB.v(267)

# Time: 680 ps Iteration: 1 Instance: /DSP_tb

# Break in Module DSP_tb at DSP_TB.v line 267
```

7. Constraints


```
## Clock signal
# w5 PIN CONNECTED TO CLOCK 33 IS THE DEFNITION OF 3.3v PASSED TO PINS
set_property -dict {PACKAGE_PIN w5 IOSTANDARD LVCMOS33} [get_ports CLK]
#add the name of clock in design after -name
create_clock -period 10.000 -name CLK -waveform {0.000 5.000} -add [get_ports CLK]

## Configuration options, can be used for all designs
set_property CONFIG_VOLTAGE 3.3 [current_design]
set_property CFGBVS VCCO [current_design]


## SPI configuration mode options for QSPI boot, can be used for all designs
set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]
set_property BITSTREAM.CONFIG.CONFIGRATE 33 [current_design]
set_property CONFIG_MODE SPIx4 [current_design]
```


8. Elaboration

8.1. Messages tab




8.2. Schematic






9. Synthesis

9.1. Messages tab




9.1.1. Comments for Warnings

At compile time, we can select whether a stage is to be registered or combinational. For stages designated as combinational, the Pipeline Stage functions as a direct connection between the input and output. This configuration results in other inputs, such as Enable and Clock, being left unconnected.



Regarding the warning about the B Cascaded Input (BCIN), this is because the port is not driven. This occurs as we have designed a single stage of the DSP48A1 slice and have not implemented cascading slices.


9.2. Netlist Generation



9.3. Report timing summary




9.4. Utilization Report




10. Implementation

10.1. Message tab



10.2. Device



10.3. Design timing summary



10.4. Utilization Report

10.4.1. Hierarchy

Q ₹ ♦ % Hierard	hy								
Name 1	Slice LUTs (133800)	Slice Registers (267600)	Slice (3345 0)	LUT as Logic (133800)	LUT Flip Flop Pairs (133800)	DSPs (740)	Bonded IOB (500)	BUFGCTRL (32)	
∨ N DSP_top_module	230	215	106	230	50	1	327	1	
A1_STAGE (pipeline_s	0	18	8	0	0	0	0	0	
■ B1_STAGE (pipeline_s	0	36	8	0	0	0	0	0	
C_STAGE (pipeline_st	0	48	14	0	0	0	0	0	
CYI_STAGE (pipeline	1	1	1	1	1	0	0	0	
CYO_STAGE (pipeline	0	2	2	0	0	0	0	0	
D_STAGE (pipeline_st	36	18	17	36	0	0	0	0	
■ M_STAGE (pipeline_st	0	36	13	0	0	0	0	0	
■ OPMODE_STAGE (pip	193	8	65	193	0	0	0	0	
P_STAGE (pipeline_st	0	48	12	0	0	0	0	0	

10.4.2. Summary



وَقُل رَّبِّ زِدْنِي عِلْمًا (طه: 144)

قَالُوا سُبْحَانَكَ لَا عِلْمَ لَنَا إِلَّا مَا عَلَّمْتَنَا ﴿ إِنَّكَ أَنتَ الْعَلِيمُ الْحَكِيمُ (البقرة: 32)