

Contents

1.	Ove	verview	3	
2.	UVN	VM Structure	4	
3.	Flov	ow illustration	4	
4. Verification plan				
5.	5. Bugs			
6.	Asse	ssertions used	7	
7.	Cod	ode	8	
-	7.1.	Updated Design RTL	8	
-	7.2.	SVA module	10	
-	7.3.	Interface	12	
-	7.4.	Configuration object	12	
-	7.5.	Top module	12	
-	7.6.	Test Package	14	
-	7.7.	Sequence Package	15	
-	7.8.	Sequence item Package	17	
-	7.9.	Environment Package	18	
-	7.10.	. Agent Package	19	
-	7.11.	. Driver Package	20	
-	7.12.	. Monitor Package	21	
-	7.13.	. Sequencer Package	22	
-	7.14.	. Scoreboard Package	22	
-	7.15.	. Coverage Collector Package	24	
8.	Do f	o file	26	
9.	Cod	ode coverage	27	
10.	Fun	unctional coverage	28	
11.	Ass	Assertions coverage	28	
12.	Que	Questa Sim Snippets	29	
:	12.1.	. Transcript	29	
:	12.2.	. Full Waveform	29	
	12.3.	. Write Only Waveform	30	
	12.4.	. Read only Waveform	30	
	12.5.	. Read write Waveform	31	

1. Overview

The Synchronous FIFO design in this project is a First-In-First-Out (FIFO) memory buffer. It allows data to be written into a queue and read from it in the same sequential order, ensuring smooth communication between processes operating on the same clock domain.

Key Features:

- FIFO_WIDTH: Defines the width of data input and output buses, as well as the memory word width (default: 16 bits).
- FIFO_DEPTH: Determines the depth of the FIFO, representing the number of data entries that can be stored (default: 8 entries).

FIFO Signals:

Signal	Direction	Description
data_in	Input	Write Data: The input data bus used when writing to the FIFO.
wr_en	Input	Write Enable: Enables data writing when the FIFO is not full.
rd_en	Input	Read Enable: Enables data reading when the FIFO is not empty.
clk	Input	Clock: The clock signal for synchronizing operations.
rst_n	Input	Reset: Active-low asynchronous reset signal.
data_out	Output	Read Data: The data output bus when reading from the FIFO.
full	Output	Full Flag: Indicates the FIFO is full and cannot accept more data.
almostfull	Output	Almost Full: Indicates one more write can be performed before full.
empty	Output	Empty Flag: Indicates the FIFO is empty.
almostempty	Output	Almost Empty: Indicates one more read can be performed before empty.
overflow	Output	Overflow: Indicates a rejected write operation due to full FIFO.
underflow	Output	Underflow: Indicates a rejected read operation due to empty FIFO.
wr_ack	Output	Write Acknowledge: Indicates a successful write operation.

2. UVM Structure




Figure 1: UVM structure

3. Flow illustration

Illustrated of the flow shown in Figure 1:

1. Top module:

- The execution starts here, where the UVM test is invoked. This module represents the root of the hierarchy
- This module is responsible for generating the clock, instantiating the DUT, importing the test packages, binding the assertions, setting the virtual interface in the UVM configuration database, and finally, running the test

2. UVM Test:

- Building the environment and sequences
- Retrieves the virtual interface from the database and sets the configuration object in the database
- Start sequences on the sequencer

3. UVM Sequence:

- The sequence is considered the core stimulus of the verification environment
- Generates several sequence items

4. UVM Sequence item:

- Contains the data to communicate with DUT
- Random stimuli are generated based on the constraints that are defined

5. **UVM Environment:**

- Builds and connect the UVM agent and analysis components which are the scoreboard and the coverage collector

6. UVM Agent:

- Builds the monitor, sequencer, and driver
- Connect the driver and the sequencer
- Retrieve the configuration object from the database and assign its virtual interface to the ones within the driver and monitor

7. **UVM Sequencer:**

- It is a FIFO to store sequence items (transactions) that are sent from the sequence and deliver them to the driver

8. UVM Driver:

- Pulls the sequence items from the sequencer
- Assign the input signals from the sequence items to the virtual interface that directly interacts with the DUT

9. **UVM Monitor:**

- Gather all the signals of the DUT from the interface and translate these signals into a sequence item.
- Broadcast this sequence item to the analysis components to do their tasks

10. UVM analysis components:

- UVM Scoreboard: receives a sequence item from the monitor and compares the outputs with the reference model to check the correctness of the functionality
- Functional coverage collector: receives a sequence item from the monitor and samples the data for functional coverage

4. Verification plan

Label	Description	Stimulus Generation	Functional Coverage	Functionality Check
FIFO_2	When RD_EN is high and the FIFO is not empty, the FIFO will deliver the output to the data_out port	parameterized Randomization with default values for RD_EN to be High 30% of simulation time	Cross Coverage for all possibilities for WR_EN and Empty Flag and RD_EN to make sure that we cover all cases	Self-checking in monitor module
FIFO_3	When reset is asserted the output Flag full = 0 , empty = 1 , almostempty = 0 and almostfull = 0	Directed at the start of the testbench and randomized during the simulation to be most of the time off	-	Immediate assertion to verify these output flags
FIFO_4	When The count equal to Zero the output Flag full = 0 empty = 1 , almostempty = 0 and almostfull = 0	-	-	Immediate assertion to verify these output flags
FIFO_5	When The count equal to FIFO Depth the output Flag full = 1 empty = 0 , almostempty = 0 and almostfull = 0	-	-	Immediate assertion to verify these output flags
FIFO_6	When The count equal to FIFO Depth minus one the output Flag full = 0 , empty = 0 , almostempty = 0 and almostfull = 1	-	Cross Coverage for all possibilities for WR_EN and almostfull Flag and RD_EN to make sure that we cover all cases	Immediate assertion to verify these output flags
FIFO_7	When The count equal to one the output Flag full = 0 , empty = 0 , almostempty = 1 and almostfull = 0	-	Cross Coverage for all possibilities for WR_EN and almostempty Flag and RD_EN to make sure that we cover all cases	Immediate assertion to verify these output flags
FIFO_8	When RD_EN is high, and Count is not zero, and RD_ptr is less than the maximum value, the RD_ptr should increment	-	-	Concurrent assertion to check the Read pointer
FIFO_9	When WR_EN is high, and Count is less than the FIFO depth, and WR_ptr is less than the maximum value, the WR_ptr should increment	-	-	Concurrent assertion to check the Write pointer
FIFO_10	When WR_EN is high, and FIFO is Full the Overflow Flag should be High	-	Cross Coverage for all possibilities for WR_EN and Overflow Flag and RD_EN to make sure that we cover all cases	Concurrent assertion to check the overflow flag
FIFO_11	When RD_EN is high, and FIFO is Empty the Underflow Flag should be High	-	Cross Coverage for all possibilities for WR_EN and underflow Flag and RD_EN to make sure that we cover all cases	Concurrent assertion to check the underflow flag
FIFO_12	When WR_EN is high, and FIFO is Not full the WR_ack Flag should be High	-	Cross Coverage for all possibilities for WR_EN and underflow Flag and RD_EN to make sure that we cover all cases	Concurrent assertion to check the WR_ack flag
FIFO_13	When WR_EN is high, and FIFO is full the WR_ack Flag should be LOW	-	Cross Coverage for all possibilities for WR_EN and WR_ack Flag and RD_EN to make sure that we cover all cases	Concurrent assertion to check the WR_ack flag

5. Bugs

Bug	Why	
overflow <= 0;	It is missed so it is added to cleared with reset	
wr_ack <= 0;	It is missed so it is added to cleared with reset	
underflow <= 0;	It is missed so it is added to cleared with reset	
overflow <= 0;	Added to be cleared if we already wrote in FIFO	
underflow <= 0;	Added to be cleared if we already read from FIFO	
almostfull = (count ==FIFO_DEPTH-1)? 1 : 0;	Adjusted to be FIFO_DEPTH-1 instead of FIFO_DEPTH-2	
else if (empty && rd_en) underflow <= 1; else underflow <= 0;	Added to be sequential output not combinational	

6. Assertions used

FIFO Assertions Table

Feature	Assertions
When the reset is asserted, the flags will be Full = 0, Empty = 1, AlmostEmpty = 0, AlmostFull = 0	assert final (!full && empty && !almostempty && !almostfull)
When the count equals zero, the flags will be Full = 0, Empty = 1, AlmostEmpty = 0, AlmostFull = 0	assert final (!full && empty && !almostempty && !almostfull)
When the count equals FIFO depth, the flags will be Full = 1, Empty = 0, AlmostEmpty = 0, AlmostFull = 0	assert (full && !empty && !almostempty && !almostfull)
When the count equals (FIFO depth - 1), the flags will be Full = 0, Empty = 0, AlmostEmpty = 0, AlmostFull = 1	assert (!full && !empty && !almostempty && almostfull)
When the count equals 1, the flags will be Full = 0, Empty = 0, AlmostEmpty = 1, AlmostFull = 0	assert (!full && !empty && almostempty && !almostfull)
When write is enabled and FIFO is not full, acknowledgment will be sent	@(posedge clk) (wr_en &&! full) => (wr_ack);
When write is enabled and FIFO is full, acknowledgment will be low	@(posedge clk) (wr_en && full) => (!wr_ack);
When write is enabled and FIFO is full, overflow will occur	@(posedge clk) (wr_en && full) => (overflow);
When read is enabled and FIFO is empty, underflow will occur	@(posedge clk) (rd_en && empty) => (underflow);
When read is enabled and the FIFO is not empty, the read pointer will increment by 1, wrapping around when it reaches the FIFO depth.	@(posedge clk) (rd_en && (count != 0) && rd_ptr < 7) => ((rd_ptr == (\$past(rd_ptr) + 1)) % FIFO_DEPTH);
When write is enabled and the FIFO is not full, the write pointer will increment by 1, wrapping around when it reaches the FIFO depth.	@(posedge clk) (wr_en && (count < FIFO_DEPTH) && wr_ptr < 7) => ((wr_ptr == (\$past(wr_ptr) + 1)) % FIFO_DEPTH);

7. Code

7.1. Updated Design RTL

```
// Author: Kareem Waseem
// Course: Digital Verification using SV & UVM
// Description: FIFO Design
module FIFO #(parameter FIFO WIDTH = 16 , FIFO DEPTH = 8 )
(
   input clk,
   input rst_n,
   input wr_en,
   input rd en,
   input [FIFO_WIDTH-1:0] data_in,
   output full,
   output empty,
   output almostfull,
   output almostempty,
   output reg wr_ack,
   output reg overflow,
   output reg underflow,
   output reg [FIFO_WIDTH-1:0] data out
);
            -----internal signals-----
localparam max_fifo_addr = $clog2(FIFO_DEPTH);
reg [FIFO_WIDTH-1 : 0] mem [FIFO_DEPTH-1 : 0];
reg [max fifo addr-1 : 0] wr ptr, rd ptr;
reg [max fifo addr : 0] count;
always @(posedge clk or negedge rst_n)
begin
    if (!rst_n)
        begin
            wr_ptr <= 0;
            overflow <= 0; /* added to cleared with reset */</pre>
            wr ack <= 0; /* added to cleared with reset */</pre>
        end
    else if (wr_en && count < FIFO_DEPTH)
        begin
            mem[wr_ptr] <= data_in;</pre>
            wr_ack <= 1;
            wr_ptr <= wr_ptr + 1;</pre>
            overflow <= 0; /* added to be cleared if we already write in FIFO */</pre>
        end
    else
        begin
```

```
wr_ack <= 0;
             if (full & wr en)
                 overflow <= 1;</pre>
             else
                 overflow <= 0;</pre>
always @(posedge clk or negedge rst n)
begin
    if (!rst_n)
        begin
             rd ptr <= 0;
             underflow <= 0; /* added to cleared with reset */</pre>
    else if (rd en && (count != 0) )
        begin
             data_out <= mem[rd_ptr];</pre>
             rd_ptr <= rd_ptr + 1;
             underflow <= 0; /* added to be cleared if we already read from FIFO */</pre>
        end
    else /* added to be sequential output not combinational */
        if (empty && rd en)
             underflow <= 1;</pre>
        else
             underflow <= 0;
end
// always block specialized for counter signal
always @(posedge clk or negedge rst_n)
begin
    if (!rst n)
        count <= 0;</pre>
    else if (wr_en && rd_en)
        begin
             if (empty)
                 count <= count + 1; /* Prioritize write if FIFO is empty */</pre>
             else if (full)
                 count <= count - 1; /* Prioritize read if FIFO is full */</pre>
    else if( wr_en && !full )
                 count <= count + 1;</pre>
    else if ( rd_en && !empty )
                 count <= count - 1;</pre>
assign full = (count == FIFO DEPTH)? 1 : 0;
assign empty = (count == 0)? 1 : 0;
assign almostfull = (count == FIFO DEPTH-1)? 1 : 0; /* adjusted to be FIFO DEPTH-1 */
assign almostempty = (count == 1)? 1 : 0;
endmodule
```

7.2. SVA module

```
module SVA #(parameter FIFO WIDTH = 16 , FIFO DEPTH = 8 )
   input logic clk,
   input logic rst n,
   input logic wr en,
   input logic rd_en,
   input logic wr ack,
   input logic full,
   input logic empty,
   input logic overflow,
   input logic underflow,
   input logic almostfull,
   input logic almostempty,
   input logic [2:0]wr ptr,
   input logic [2:0]rd ptr,
   input logic [FIFO WIDTH-1:0] data in,
   input logic [FIFO WIDTH-1:0] data out,
   input logic [$clog2(FIFO_DEPTH) : 0] count
);
always comb
begin
if( !rst n )
begin
    assert_reset_falgs: assert final ( !full && empty && !almostempty && !almostfull ) ;
    cover_reset_falgs : cover ( !full && empty && !almostempty && !almostfull ) ;
end
else
begin
        if( count == 0 )
        begin
            assert_empty: assert (!full && empty && !almostempty && !almostfull );
            cover_empty : cover (!full && empty && !almostempty && !almostfull );
        end
        else if( count == FIFO DEPTH )
        begin
            assert full: assert (full && !empty && !almostempty && !almostfull );
            cover_full : cover (full && !empty && !almostempty && !almostfull);
        end
        else if( count == (FIFO DEPTH - 1'b1) )
        begin
            assert_almostfull: assert (!full && !empty && !almostempty && almostfull);
            cover_almostfull : cover (!full && !empty && !almostempty && almostfull) ;
        end
 else if( count == 1'b1 )
        begin
```

```
assert almostempty: assert (!full && !empty && almostempty && !almostfull) ;
            cover almostempty : cover (!full && !empty && almostempty && !almostfull) ;
        end
end
end
property RD ptr;
    @(posedge clk) disable iff(!rst n) (rd en && (count != 0) && rd ptr < 7 ) |=> (
(rd_ptr == ($past(rd_ptr) + 1)) % FIFO DEPTH );
endproperty
property WR ptr;
    @(posedge clk) disable iff(!rst n) (wr en && (count < FIFO DEPTH) && wr ptr < 7) |=>
((wr_ptr == ($past(wr_ptr) + 1)) % FIFO_DEPTH);
endproperty
property prop overflow ;
    @(posedge clk) disable iff (!rst_n) (wr_en && full) |=> (overflow);
endproperty
property prop underflow ;
    @(posedge clk) disable iff (!rst_n) (rd_en && empty) |=> (underflow);
endproperty
property wr ack 1;
    @(posedge clk) disable iff (!rst_n) (wr_en && ! full) |=> (wr_ack) ;
endproperty
property wr_ack_0 ;
    @(posedge clk) disable iff (!rst n) (wr en && full) |=> (!wr ack);
endproperty
RD_PTR_assert : assert property (RD_ptr);
RD PTR cover : cover property (RD ptr);
WR PTR assert : assert property (WR ptr);
WR PTR cover : cover property (WR ptr);
assert_overflow : assert property (prop_overflow) ;
cover overflow : cover property (prop overflow);
assert_underflow : assert property (prop_underflow) ;
cover_underflow : cover property (prop_underflow);
assert wr ack 1 : assert property (wr ack 1) ;
cover wr_ack_1 : cover property (wr_ack_1);
assert wr ack 0 : assert property (wr ack 0);
cover_wr_ack_0 : cover property (wr_ack_0);
endmodule
```

7.3. Interface

```
interface FIFO if (clk);
parameter FIFO WIDTH = 16;
parameter FIFO_DEPTH = 8;
input bit clk ;
logic rst_n;
logic wr en;
logic rd en;
logic wr ack;
logic full;
logic empty;
logic overflow;
logic underflow;
logic almostfull;
logic almostempty;
logic [FIFO WIDTH-1:0] data in;
logic [FIFO_WIDTH-1:0] data_out;
endinterface
```

7.4. Configuration object

```
package config_obj_pkg;
import uvm_pkg::*;
include "uvm_macros.svh"

class FIFO_config_obj extends uvm_object;
    `uvm_object_utils(FIFO_config_obj)

    virtual FIFO_if FIFOif;

    function new(string name = "FIFO_config_obj");
        super.new(name);
    endfunction
endclass
endpackage
```

7.5. Top module

```
import uvm_pkg::*;
import test_pkg::*;
include "uvm_macros.svh"

module top ();
  bit clk; // Clock signal
  // Initial block to generate the clock signal
  initial
  begin
     clk = 0; // Initialize clock to 0
     forever #1 clk = ~clk; // Toggle clock every 1 time unit
```

```
end
    // Instantiate the FIFO interface
    FIFO_if FIFOif (clk);
    // Instantiate the FIFO design under test (DUT)
    FIFO DUT (
                .clk
                             ( clk
                             (FIFOif.rst n
                .rst n
                                                  ),
                .wr en
                             (FIFOif.wr en
                .rd en
                             (FIFOif.rd en
                .full
                             (FIFOif.full
                             (FIFOif.empty
                .empty
                             (FIFOif.wr ack
                .wr_ack
                .data_in
                             (FIFOif.data_in
                .data out
                             (FIFOif.data out
                .overflow
                             (FIFOif.overflow
                .underflow
                             (FIFOif.underflow
                .almostfull (FIFOif.almostfull ),
                .almostempty (FIFOif.almostempty )
             );
   bind FIFO SVA SVA inst (
                                 .clk
                                              ( clk
                                                                   ),
                                .rst_n
                                              (FIFOif.rst n
                                .wr_en
                                              (FIFOif.wr_en
                                                                   ),
                                 .rd en
                                              (FIFOif.rd en
                                              (FIFOif.full
                                 .full
                                 .empty
                                              (FIFOif.empty
                                                                   ),
                                .wr ack
                                              (FIFOif.wr ack
                                .data in
                                              (FIFOif.data_in
                                              (FIFOif.data_out
                                .data out
                                .overflow
                                              (FIFOif.overflow
                                                                   ),
                                .underflow
                                              (FIFOif.underflow
                                 .almostfull (FIFOif.almostfull
                                .almostempty (FIFOif.almostempty
                                                                   ),
                                .count
                                              (DUT.count
                                                                   ),
                                .wr ptr
                                              (DUT.wr ptr
                                                                   ),
                                .rd_ptr
                                              (DUT.rd_ptr
                            );
    initial
    begin
        uvm_config_db #(virtual FIFO_if)::set(null , "uvm_test_top" , "FIFOif" , FIFOif);
        run_test("FIFO_test");
    end
endmodule
```

7.6. Test Package

```
package test pkg ;
    import uvm pkg::*;
    import env pkg::*;
    import sequence pkg::*;
    import config_obj_pkg::*;
    `include "uvm macros.svh"
class FIFO test extends uvm test ;
`uvm_component_utils(FIFO_test)
FIFO_env env;
FIFO config obj cnf obj ;
FIFO_reset_seq rst_seq ;
FIFO write seg wr seg
FIFO read seq rd seq
FIFO_rd_wr_seq rd_wr_seq ;
function new(string name = "FIFO test", uvm component parent = null) ;
super.new(name, parent);
endfunction
function void build phase(uvm phase phase);
    super.build phase(phase);
    cnf_obj = FIFO_config_obj::type_id::create("cnf_obj");
         = FIFO env::type id::create("env", this);
    rst_seq = FIFO_reset_seq::type_id::create("rst_seq" , this);
   wr_seq = FIFO_write_seq::type_id::create("wr_seq", this);
   rd seq
            = FIFO_read_seq::type_id::create("rd_seq" , this);
   rd wr seq = FIFO rd wr seq::type id::create("rd wr seq" , this);
   if(!uvm config db #(virtual FIFO if)::get(this , "" , "FIFOif" , cnf_obj.FIFOif ) )
    `uvm_fatal("build_phase" , "Test - couldn't get the interface")
    uvm_config_db#(FIFO_config_obj)::set(this , "*" , "CFG" , cnf_obj);
endfunction
task run_phase( uvm_phase phase );
    super.run phase(phase);
   phase.raise objection(this);
    `uvm info("run-phase" , "reset sequence asserted" , UVM LOW);
    rst seq.start(env.agt.sequencer);
    `uvm_info("run-phase" , "reset sequence deasserted" , UVM_LOW);
    `uvm_info("run-phase" , "write sequence asserted" , UVM_LOW);
    wr_seq.start(env.agt.sequencer);
    `uvm_info("run-phase" , "write sequence deasserted" , UVM_LOW);
    `uvm info("run-phase" , "read sequence asserted" , UVM LOW);
```

Page 14 of 31

```
rd_seq.start(env.agt.sequencer);
  `uvm_info("run-phase" , "read sequence deasserted" , UVM_LOW);
  `uvm_info("run-phase" , "rd_wr sequence asserted" , UVM_LOW);
  rd_wr_seq.start(env.agt.sequencer);
  `uvm_info("run-phase" , "rd_wr sequence deasserted" , UVM_LOW);
  phase.drop_objection(this) ;
endtask
endclass
endpackage
```

7.7. Sequence Package

```
package sequence_pkg ;
import uvm pkg::*;
import seq_item_pkg::*;
`include "uvm macros.svh"
                       -----reset sequence-----
class FIFO_reset_seq extends uvm_sequence #(FIFO_seq_item);
`uvm object utils(FIFO reset seq)
FIFO_seq_item seq_item;
function new(string name = "FIFO reset seq");
    super.new(name);
endfunction
task body();
        seq_item = FIFO_seq_item::type_id::create("seq_item");
        start item(seq item);
        seq item.rst n = 0 ;
        seq_item.wr_en = 0;
        seq_item.rd_en = 0 ;
        finish item(seq item);
endtask
endclass
class FIFO write seq extends uvm sequence #(FIFO seq item);
`uvm_object_utils(FIFO_write_seq)
FIFO seq item seq item;
function new(string name = "FIFO write seq");
    super.new(name);
endfunction
task body( );
   repeat(500)
    begin
    seq item = FIFO seq item::type id::create("seq item");
```

```
seq_item.WR_EN_cons.constraint_mode(0); /* disable the constraint of write Enable */
   seq item.RD EN cons.constraint mode(0); /* disable the constraint of read Enable */
    seq item.read only.constraint mode(0); /* disable the constraint of read only
   seq_item.rst_cons.constraint_mode(1); /* Enable the constraint of reset
   seq item.write only.constraint mode(1); /* Enable the constraint of write only
       start item(seq item);
       assert(seg item.randomize());
       finish item(seq item);
   end
endtask
endclass
class FIFO read seg extends uvm sequence #(FIFO seg item);
uvm object utils(FIFO read seq)
FIFO_seq_item seq_item;
function new(string name = "FIFO read seq");
    super.new(name);
endfunction
task body();
   repeat(500)
   begin
   seq_item = FIFO_seq_item::type_id::create("seq_item");
   seq item.WR EN cons.constraint mode(0); /* disable the constraint of write Enable */
   seq_item.RD_EN_cons.constraint_mode(0); /* disable the constraint of read Enable */
   seq_item.write_only.constraint_mode(0); /* disable the constraint of write only
   seq item.rst cons.constraint mode(1); /* Enable the constraint of reset
   seq_item.read_only.constraint_mode(1); /* Enable the constraint of read only
       start item(seq item);
       assert(seq item.randomize());
       finish item(seq item);
   end
endtask
endclass
/*-----ead write sequence-------
class FIFO rd wr seq extends uvm sequence #(FIFO seq item);
`uvm_object_utils(FIFO_rd_wr_seq)
FIFO_seq_item seq_item;
function new(string name = "FIFO_rd_wr_seq");
    super.new(name);
endfunction
task body();
```

```
repeat(100000)
    begin
    seq item = FIFO seq item::type id::create("seq item");
    seq_item.write_only.constraint_mode(0); /* disable the constraint of write only
    seq_item.read_only.constraint_mode(0); /* disable the constraint of read only
                                           /* set the default values for randomization */
    seq item.rand value( );
    seq item.rst cons.constraint mode(1); /* Enable the constraint of reset
    seg item.WR EN cons.constraint mode(1);/* Enable the constraint of write Enable
    seq_item.RD_EN_cons.constraint_mode(1);/* Enable the constraint of read Enable
        start item(seq item);
       assert(seq_item.randomize());
       finish item(seq item);
    end
endtask
endclass
endpackage
```

7.8. Sequence item Package

```
package seq_item_pkg;
import uvm pkg::*;
`include "uvm_macros.svh"
class FIFO seq item extends uvm sequence item ;
    `uvm object utils(FIFO seg item)
localparam FIFO DEPTH = 8 ;
localparam FIFO WIDTH = 16 ;
rand bit rst n, wr en, rd en;
rand bit [FIFO_WIDTH-1:0] data_in;
logic [FIFO WIDTH-1:0] data out;
logic wr_ack, overflow;
logic full, empty, almostfull, almostempty, underflow;
int RD EN ON DIST = 0 ;
int WR_EN_ON_DIST = 0 ;
        function void rand value ( int RD EN ON DIST = 30 , int WR EN ON DIST = 70 ) ;
            this.WR EN ON DIST = WR EN ON DIST;
            this.RD_EN_ON_DIST = RD_EN_ON_DIST ;
        endfunction
        function new(string name = "FIFO_seq_item");
            super.new(name);
        endfunction
function string convert2string( );
```

```
return $sformatf("%s , rst_n: %0b , wr_en: %0b , rd_en: %0b , data_in: %0d , data_out: %0d
, full: %0b , almostfull: %0b , empty: %0b , almostempty: %0b , overflow: %0b , underflow:
%0b , wr ack: %0b",
super.convert2string() , rst_n , wr_en , rd_en , data_in , data_out , full , almostfull ,
empty , almostempty , overflow , underflow , wr_ack );
endfunction
function string convert2string stimulus();
return $sformatf("rst n: %0b , wr en: %0b , rd en: %0b , data in: %0d", rst n , wr en ,
rd en , data in);
endfunction
       /*----*/
       constraint rst_cons { rst_n dist {0:/5 , 1:/95 } ;}
       constraint WR_EN_cons { wr_en dist {0:/(100-WR_EN_ON_DIST) , 1:/WR_EN_ON_DIST } ;}
       constraint RD EN cons { rd en dist {0:/(100-RD EN ON DIST) , 1:/RD EN ON DIST } ;}
       constraint write only { rd en == 0 ; wr en == 1 ;}
       constraint read_only { rd_en == 1 ; wr_en == 0 ;}
endclass
endpackage
```

7.9. Environment Package

```
package env_pkg ;
    import uvm pkg::*;
    import cvg_pkg::*;
    import agent_pkg::*;
    import scoreboard pkg::*;
    `include "uvm macros.svh"
class FIFO env extends uvm env ;
`uvm component utils(FIFO env)
FIFO_agent
                  agt ;
FIFO scoreboard
                  sb ;
FIFO_cvg_collector cvg ;
function new(string name = "FIFO env", uvm component parent = null);
super.new(name, parent);
endfunction
function void build phase(uvm phase phase);
    super.build phase(phase);
    agt = FIFO_agent::type_id::create("agt" , this);
    sb = FIFO scoreboard::type id::create("sb", this);
    cvg = FIFO_cvg_collector::type_id::create("cvg", this);
endfunction
function void connect_phase(uvm_phase phase);
    super.connect phase(phase);
```

```
agt.agent_aport.connect(sb.sb_export);
agt.agent_aport.connect(cvg.cvg_export);
endfunction
endclass
endpackage
```

7.10. Agent Package

```
package agent_pkg ;
    import uvm pkg::*;
    import driver pkg::*;
    import monitor_pkg::*;
    import sequencer pkg::*;
    import config_obj_pkg::*;
    import seq_item_pkg::*;
    `include "uvm_macros.svh"
class FIFO_agent extends uvm_agent ;
'uvm_component_utils(FIFO_agent)
FIFO_driver driver ;
FIFO monitor monitor;
FIF0_Sequencer sequencer ;
FIFO_config_obj config_obj ;
uvm_analysis_port #(FIFO_seq_item) agent_aport ;
function new(string name = "FIFO_agent", uvm_component parent = null);
    super.new(name, parent);
endfunction
function void build_phase(uvm_phase phase);
        super.build_phase(phase);
        if(!uvm_config_db#(FIFO_config_obj)::get(this , "" , "CFG" , config_obj) )
        `uvm_fatal("build_phase" , "Agent - couldn't get the configuration object")
        driver = FIFO_driver::type_id::create("driver" , this);
        monitor = FIFO_monitor::type_id::create("monitor" , this);
        sequencer = FIFO_Sequencer::type_id::create("sequencer" , this);
        agent_aport = new("agent_aport" , this);
endfunction
function void connect_phase(uvm_phase phase);
        super.connect_phase(phase);
        driver.FIFOif = config_obj.FIFOif;
        monitor.FIFOif = config_obj.FIFOif;
        driver.seq_item_port.connect(sequencer.seq_item_export);
        monitor.monitor_aport.connect(agent_aport);
endfunction
endclass
endpackage
```

7.11. Driver Package

```
package driver_pkg ;
    import uvm pkg::*;
    import seq_item_pkg::*;
    `include "uvm macros.svh"
class FIFO driver extends uvm driver #(FIFO seg item);
'uvm_component_utils(FIFO_driver)
virtual FIFO if FIFOif;
FIFO seq item seq item;
    function new(string name = "FIFO_driver" , uvm_component parent = null) ;
           super.new(name , parent);
    endfunction
    function void build phase (uvm phase phase);
           super.build_phase(phase);
    endfunction
    task run phase(uvm phase phase);
            super.run_phase(phase);
           forever
            begin
                seq_item = FIFO_seq_item::type_id::create("seq_item") ;
                seq_item_port.get_next_item(seq_item);
               FIFOif.rst_n = seq_item.rst_n
               FIFOif.wr_en
                                  = seq_item.wr_en
               FIFOif.rd_en
                                  = seq_item.rd_en
               FIFOif.data in = seq item.data in
               @(negedge FIFOif.clk);
               seq_item_port.item_done();
                `uvm info("run phase" , seq item.convert2string stimulus() , UVM HIGH)
            end
    endtask
endclass
endpackage
```

7.12. Monitor Package

```
package monitor_pkg ;
    import uvm pkg::*;
    import seq_item_pkg::*;
    `include "uvm macros.svh"
class FIFO monitor extends uvm monitor ;
`uvm_component_utils(FIFO_monitor)
virtual FIFO if FIFOif;
FIFO seq item seq item;
uvm analysis port #(FIFO seq item) monitor aport;
function new(string name = "FIFO_monitor" , uvm_component parent = null);
        super.new(name , parent);
endfunction
function void build phase (uvm phase phase);
        super.build phase(phase);
        monitor aport = new("monitor aport" , this);
endfunction
task run phase(uvm phase phase);
        super.run phase(phase);
        forever
        begin
            seq item = FIFO seq item::type id::create("seq item" , this);
            @(negedge FIFOif.clk);
            seq_item.rst_n
                                  = FIFOif.rst_n
                                 = FIFOif.wr en
            seq item.wr en
            seq_item.rd_en
                                 = FIFOif.rd en
                                 = FIFOif.full
            seq item.full
                                 = FIFOif.empty
            seq_item.empty
            seq_item.empty = FIFOif.empty
seq_item.wr_ack = FIFOif.wr_ack
seq_item.data_in = FIFOif.data_in
            seq item.data out
                                 = FIFOif.data out
            seg item.overflow
                                 = FIFOif.overflow
            seg item.underflow = FIFOif.underflow
            seg item.almostfull = FIFOif.almostfull
            seq item.almostempty = FIFOif.almostempty ;
            monitor_aport.write(seq_item); /*broadcast the seq_item to analysis component */
        end
endtask
endclass
endpackage
```

7.13. Sequencer Package

7.14. Scoreboard Package

```
package scoreboard pkg ;
    import uvm pkg::*;
    import seq item pkg::*;
    `include "uvm_macros.svh"
class FIFO scoreboard extends uvm scoreboard;
`uvm component utils(FIFO scoreboard)
FIFO seq item seq item sb ;
uvm analysis export #(FIFO seq item) sb export;
uvm_tlm_analysis_fifo #(FIFO_seq_item) sb_fifo;
/*----- model -----signals of reference model ---------------
localparam FIFO DEPTH = 8;
localparam FIFO WIDTH = 16;
logic [FIFO WIDTH-1 : 0] data out ref ;
bit [$clog2(FIFO_DEPTH) : 0] counter ;
int My_ref_Queue[$];
    int error_count = 0;
    int correct_count = 0;
function new(string name = "FIFO scoreboard", uvm component parent = null) ;
    super.new(name, parent);
endfunction
function void build phase(uvm phase phase);
    super.build_phase(phase);
    sb fifo = new("sb_fifo" , this);
    sb_export = new("sb_export", this);
endfunction
function void connect phase(uvm phase phase);
```

```
super.connect_phase(phase);
    sb export.connect(sb fifo.analysis export);
endfunction
task run phase(uvm phase phase);
    super.run phase(phase);
    forever
    begin
            sb fifo.get(seq item sb);
        golden_model( seq_item_sb );
        if(data out ref != seq item sb.data out)
            begin
                error_count++;
                `uvm_error("run_phase" , $sformatf("transaction received : %s , output
expected = %0d ",
                                             seq item sb.convert2string() , data out ref
                                             $stop ;
            end
        else
            begin
                correct_count++ ;
            end
    end
endtask
task golden_model( FIFO_seq_item seq_item_sb );
fork
    begin // first thread -> write operation
        if (!seq_item_sb.rst_n)
            begin
                My_ref_Queue.delete();
                counter = 0 ;
            end
        else
             begin
                if ( seq_item_sb.wr_en && (counter < FIFO_DEPTH) )</pre>
                        My ref Queue.push front(seq item sb.data in) ;
                    end
             end
    end
    begin // second thread -> read operation
        if (seq_item_sb.rst_n)
        begin
            if ( seq_item_sb.rd_en && (counter != 0) )
            begin
                data_out_ref = My_ref_Queue.pop_back();
            end
```

```
end
    begin // third thread -> Counter updating
        if (!seq_item_sb.rst_n)
            counter = 0;
        else
            begin
                casex ({seq item sb.wr en, seq item sb.rd en, (counter == FIFO DEPTH),
(counter == 0) })
                    4'b11 01: // Both write and read enabled, FIFO empty
                        counter = counter + 1; // Prioritize write if FIFO is empty
                    4'b11 10: // Both write and read enabled, FIFO full
                        counter = counter - 1; // Prioritize read if FIFO is full
                    4'b10 0x: // Write enabled, not full
                        counter = counter + 1;
                    4'b01_x0: // Read enabled, not empty
                        counter = counter - 1;
                 endcase
            end
    end
join
endtask
        function void report_phase(uvm_phase phase);
            super.report_phase(phase);
            `uvm info("report phase", $sformatf("Total successful counts: %0d",
correct count), UVM LOW);
            `uvm_info("report_phase", $sformatf("Total failed counts: %0d", error_count),
UVM_LOW);
        endfunction
endclass
endpackage
```

7.15. Coverage Collector Package

```
import uvm_pkg::*;
import seq_item_pkg::*;
import seq_item_pkg::*;
include "uvm_macros.svh"

class FIFO_cvg_collector extends uvm_component;
'uvm_component_utils(FIFO_cvg_collector)

FIFO_seq_item seq_item;
uvm_analysis_export #(FIFO_seq_item) cvg_export;
uvm_tlm_analysis_fifo #(FIFO_seq_item) cvg_fifo;

covergroup cvr_gp;
```

```
cross_coverage_almostfull : cross seq_item.wr_en, seq_item.rd_en, seq_item.almostfull
cross coverage almostempty : cross seq item.wr en, seq item.rd en, seq item.almostempty ;
 /* whenever the RD EN = 1 the full = 0 so we will ignore the bins of RD EN = 1 and full = 1 */
cross coverage full
                          : cross seq item.wr en, seq item.rd en, seq item.full
  /* whenever the WR EN = 1 the empty = 0 so we will ignore the bins of WR EN = 1 and
                                                                             empty = 1 */
cross coverage empty : cross seg item.wr en, seg item.rd en, seg item.empty
 /* whenever the WR EN = 0 the WR ACK = 0 so we will ignore the bins of wr en = 0 and
cross_coverage_wr_ack : cross seq_item.wr_en, seq_item.rd_en, seq_item.wr_ack
 /* whenever the WR EN = 0 the overflow = 0 as we not intend to write so ignore the bins
      of wr en = 0 and overflow = 1 */
cross coverage overflow : cross seq item.wr en, seq item.rd en,
seq item.overflow
  /* whenever the RD EN = 0 the underflow = 0 as we not intend to read so ignore the bins
      of rd en = 0 and underflow = 1 */
cross_coverage_underflow : cross seq_item.wr_en, seq_item.rd_en, seq_item.underflow
endgroup
function new(string name = "FIFO_cvg_collector", uvm_component parent = null);
    super.new(name , parent);
    cvr gp = new();
endfunction
function void build phase(uvm phase phase);
    super.build phase(phase);
    cvg_fifo = new("cvg_fifo" , this);
    cvg export = new("cvg export", this);
endfunction
function void connect phase(uvm phase phase);
    super.connect phase(phase);
    cvg_export.connect(cvg_fifo.analysis_export);
endfunction
task run_phase(uvm_phase phase);
    super.run_phase(phase);
    forever
    begin
        cvg_fifo.get(seq_item);
        cvr_gp.sample();
    end
endtask
endclass
endpackage
```


8. Do file

```
vlib work
vlog -f src files.list +cover -covercells
vsim -voptargs=+acc work.top -classdebug -uvmcontrol=all -cover
coverage save top.ucdb -onexit -du FIFO
run 0
## Add the signals on wave
add wave -position insertpoint \
sim:/top/FIFOif/clk \
sim:/top/FIFOif/rst_n \
sim:/top/FIFOif/wr en \
sim:/top/FIFOif/rd_en \
sim:/top/FIFOif/wr_ack \
sim:/top/FIFOif/full \
sim:/top/FIFOif/empty \
sim:/top/FIFOif/overflow \
sim:/top/FIFOif/underflow \
sim:/top/FIFOif/almostfull \
sim:/top/FIFOif/almostemptv \
sim:/top/FIFOif/data_in \
sim:/top/FIFOif/data_out \
sim:@FIFO_scoreboard@1.data_out_ref \
 sim:/top/DUT/count \
sim:@FIFO_scoreboard@1.counter
## Add assertions to wave
add wave /top/DUT/SVA inst/assert reset falgs
add wave /top/DUT/SVA inst/assert empty
add wave /top/DUT/SVA_inst/assert_full
add wave /top/DUT/SVA_inst/assert_almostfull
 add wave /top/DUT/SVA_inst/assert_almostempty
add wave /top/DUT/SVA_inst/RD_PTR_assert
add wave /top/DUT/SVA_inst/WR_PTR_assert
add wave /top/DUT/SVA inst/assert overflow
add wave /top/DUT/SVA_inst/assert_underflow
add wave /top/DUT/SVA_inst/assert_wr_ack_1
add wave /top/DUT/SVA_inst/assert_wr_ack_0
## Excluding the illegal bins
coverage exclude -cvgpath {/cvg_pkg/FIFO_cvg_collector/cvr_gp/cross_coverage_wr_ack/}
coverage exclude -cvgpath {/cvg_pkg/FIFO_cvg_collector/cvr_gp/cross_coverage_wr_ack/}
coverage exclude -cvgpath {/cvg_pkg/FIF0_cvg_collector/cvr_gp/cross_coverage_overflow/}
coverage exclude -cvgpath {/cvg_pkg/FIFO_cvg_collector/cvr_gp/cross_coverage_overflow/}
coverage exclude -cvgpath {/cvg_pkg/FIFO_cvg_collector/cvr_gp/cross_coverage_underflow/}
coverage exclude -cvgpath {/cvg pkg/FIF0_cvg_collector/cvr_gp/cross_coverage_underflow/}
coverage exclude -cvgpath {/cvg_pkg/FIFO_cvg_collector/cvr_gp/cross_coverage_full/}
coverage exclude -cvgpath {/cvg_pkg/FIFO_cvg_collector/cvr_gp/cross_coverage_full/}
coverage exclude -cvgpath {/cvg_pkg/FIF0_cvg_collector/cvr_gp/cross_coverage_empty/}
coverage exclude -cvgpath {/cvg_pkg/FIFO_cvg_collector/cvr_gp/cross_coverage_empty/}
run -all
#vcover report top.ucdb -details -annotate -all -output coverage report.txt
```


9. Code coverage


```
1 Assertion Coverage:
                        11 11 0 100.00%
    Assertions
5 Directive Coverage:
                        11 11 0 100.00%
   Directives
  ______
 Statement Coverage:
                      Bins Hits Misses Coverage
    Enabled Coverage
                      1 1 0 100.00%
  Statements
 Toggle Coverage:
    Enabled Coverage
                      Bins Hits Misses Coverage
   Toggles
                        106
                              106 0 100.00%
  Branch Coverage:
    Enabled Coverage
                      Bins Hits Misses Coverage
    Branches
                        25
                              25 0 100.00%
  Statement Coverage:
    Enabled Coverage
                       Bins
                             Hits Misses Coverage
                      29 29 0 100.00%
   Statements
```

10. Functional coverage



11. Assertions coverage







12. Questa Sim Snippets

12.1. Transcript


12.2. Full Waveform



12.3. Write Only Waveform



12.4. Read only Waveform



12.5. Read write Waveform

