ECE 385

Fall 2024
Experiment 4

Lab 4 Report

Yousef Khojah (yousefk2)
Mohammed Alnasser (ma138)

1. Introduction:

In this lab, we implemented an 8-bit 2's complement binary multiplier that takes two 8-bit numbers and outputs a 16-bit number. Since it's a 2's complement multiplier, it's capable of multiplying positive times positive, negative times positive, positive times negative, and negative times negative numbers, as well as consecutive multiplications. We implemented this multiplier through a series of additions and shifts, which are determined by specific signals such as M, as shown in Table 1 below.

2. Pre-lab Question:

Compute 11000101 * 00000111

Function	X	A	B	M	Next Step Comments
Clear A, LoadB, Reset	0	0000 0000	*00000111*	1	M=1, multiplicand will be added to A from switches
ADD	1	1100 0101	*00000111*	1	Shift XAB by one bit after ADD
SHIFT	1	1110 0010	1 *0000011*	1	Add switches to A since M=1
ADD	1	1010 0111	1 *0000011*	1	Shift XAB by one bit after ADD
SHIFT	1	1101 0011	11 *000001*	1	Add switches to A since M=1
ADD	1	1001 1000	11 *000001*	1	Shift XAB by one bit after ADD
SHIFT	1	1100 1100	011 *00000*	0	Do not add switches to A since M=0, only Shift XAB
SHIFT	1	1110 0110	0011 *0000*	0	Do not add switches to A since M=0, only Shift XAB
SHIFT	1	1111 0011	00011 *000*	0	Do not add switches to A since M=0, only Shift XAB
SHIFT	1	1111 1001	100011 *00*	0	Do not add switches to A since M=0, only Shift XAB
SHIFT	1	1111 1100	1100011 *0*	0	Do not add switches to A since M=0, only Shift XAB
SHIFT	1	1111 1110	01100011	1	8th shift done. Stop. 16-bit product in AB.

Table 1: The computation of multiplying (-59, multiplicand) by (7, multiplier)

3. Description:

Summary of Operation

The multiplication process begins by loading register B (the multiplier) with the desired value by setting up the switches on the FPGA board and then pressing the reset button. The reset button loads the value of the switches into register B and clears registers A and X, setting up the registers for a new multiplication cycle. Then, switches, which are the multiplicand, are set to the desired value in order to perform the multiplication operation. By following this process, we can press the run button and expect to see the result of switches times B displayed on the hex displays on the FPGA board, where the left two squares display the value of A, and the right two squares show the value of B, and AB together demonstrate the 16-bit value of the multiplication. Once the run button is pressed, the control unit takes control and performs the multiplication.

The control unit performs multiplication through a series of additions and shifts depending on internal signals, which are M (the least significant bit of register B), reset button, and run button. And outputs signals that control shifting registers X, A, and B (shift_en), loading X, A, and B (add_sub), clearing X and A and loading B (ld_clear), clearing X and A (clear), and lastly controlling the carry in for the 9-bit adder (comp) as shown in Figure 1. The default value for all signals is set to zero.

As soon as the run button is pressed, the control unit moves to the add_0 state, as shown in Figure 3; in all the add states (except add_7), the control unit checks the M bit; if it is equal to 1, the add_sub signal is set to 1; otherwise it is 0. In the add_7 state, the control unit checks the M bit; if it is equal to 1, the comp and add_sub signals are set to 1; otherwise, they are set to 0. Furthermore, all add states always go to their corresponding shift state where the shift_en signal is set to 1. Moreover, after the last shift state (shift_7), the next state is always the halt state, whereas, as the name implies, all signals are set to 0, so the multiplier is halted. There are two possible transitions from the halt state, which are based on the run button and reset button. If the run button is pressed, the next state is clear, where the clear signal is set to 1 so that registers X and A are cleared and ready to perform consecutive multiplication. Otherwise, if the reset button is pressed, the next state is reset where ld_clear signal is set to 1 so that registers X and A are cleared and register B gets loaded with the switches value so that the multiplier is ready to perform a new multiplication. Otherwise, the control unit stays in the halt state.



Figure 1: High-level block diagram of the Multiplier

Top Level Block Diagram



Figure 2: Top Level Block Diagram from Vivado

SV Modules

- **Toplevel.sv**
  Input: Clk, Reset_Load_Clear, Run, [7:0] SW
  Output: [7:0] Aval, [7:0] Bval, Xval, [3:0] hex_grid, [7:0] hex_seg
  Description: This is the top-level module where all instantiations and internal wiring between modules happen.
  Purpose: This module utilizes all the below modules and constructs the actual program.

- **ripple_adder.sv**
  Input: [7:0] a, [7:0] sw, c_in
  Output: [7:0] A_sum, X
  Description: This module is the ripple adder. It takes the inputs and calculates their sum in a rippling manner, taking each carry-in from the previous carry-out. The input sw is XORed with c_in to account for adding negative numbers, enabling the ripple adder to implement two's complement. The c_in comes from the control unit, which decides when to add and subtract.
  Purpose: Performs arithmetic addition, a fundamental part of the design of our multiplier, with precise calculation of carry-ins and outs.

  - **fa.sv**
    Input: a, sw, c
    Output: s, c_out
    Description: This module implements the Full-Adder circuit. It takes inputs a, b, and c_in and outputs s and c_out. It computes the sum of the inputs and outputs it in s and c_out.
    Purpose: Performs arithmetic addition of one bit, a fundamental part of the design of the ripple binary adder, with precise calculation of carry-out.

- **Reg_4.sv**
  Input: Clk, Clear, Load_En, Shift_En, X, [7:0] A
  Output: Shift_Out, [7:0] A_Out
  Description: This module implements a positive edge-triggered 8-bit register with the following features: parallel load, arithmetic right shift, and synchronous reset. This module is used to implement register A.
  Purpose: This module is responsible for creating register A.
- **Reg_B.sv**
  Input: Clk, Load_En, Shift_En, A_Shiftbit, [7:0] B
  Output: [7:0] B_Out, M

Description: This module implements a positive edge-triggered 8-bit register with the following features: parallel load and right shift. This module is used to implement register B.
Purpose: This module is responsible for creating register B.

- **Reg_X.sv**
  Input: Clk, Clear, Load_En, X, Shift_En
  Output: Out
  Description: This module implements a positive edge-triggered 1-bit register with the following features: parallel load, arithmetic right shift, and synchronous reset. This module is used to implement register X.
  Purpose: This module is responsible for creating register X.

- **register_unit.sv**
  Input: Clk, Clear, X, Ld_A, Ld_B, Ld_X, Shift_En, [7:0] A_In, [7:0] B_In,
  Output: M, X_Out, [7:0] A, [7:0] B
  Description: This is the register_unit module where all registers (A, B, and X) are instantiated, and internal wiring between said registers is done.
  Purpose: This module is responsible for creating and instantiating registers A, B, X.

- **Control_Unit.sv**
  Input: Clk, res_ldB_clrXA, run, M
  Output: shift_en, add_sub, comp, clrXA_ldB, clrXA
  Description: This module implements five positive edge-triggered flip-flops and some logic in between to make our FSM. The logic in between these flip-flops creates multiple signals that control the whole operation of the multiplier; it sets the load, reset, and shift signals for all registers. Moreover, it sets the carry-in for the 9-bit adder and the input to the XOR gate.
  Purpose: This module is responsible for implementing the finite state machine shown in Figure 3. It makes sure of the outcome signals and transition between states.

- **negedge_detector.sv**
  Input: clk, in
  Output: out
  Description: This module takes input ‘in’ and outputs ‘out’ on the falling edge of the clock. It can implement this behavior using a couple of positive edge-triggered flip-flops as well as simple logic between them.
  Purpose: This module is responsible for making sure that when a button is pressed, it is unpressed and then move on, so the button press doesn’t cause

multiple runs since the action in real life is relatively slow to the computer.

- **HexDriver.sv**

  Input: clk, reset, [3:0] in[4]
  Output: [7:0] hex_seg, [3:0] hex_grid
  Description: This file is responsible for formatting and converting an input to be displayed on the LED so that each LED corresponds to one hexadecimal. No changes were made to it.
  Purpose: This module is helpful in debugging and demonstration as it presents the project in a visual manner.

- **Synchronizers.sv**

  Input: Clk, d
  Output: q
  Description: This file had multiple sync_debounce modules for each button used on the FPGA.
  Purpose: This module is to debounce switches since mechanical switches cause glitches during the switch due to contact bounce.

State Diagram



Figure 3: State Transition Diagram for Control Unit

4. Annotated Simulation Trace:

The simulation time trace below displays a sample simulation conducted using a basic test bench to verify the multiplier's operation. The operations we tested were 2*3, 5*(-1), -1*(-2), and (-2) * 3, as indicated by the two graphs below. The first line of each operation (except the Clk) shows the switches' value with the values of registers A, B, and X on the fourth, fifth, and sixth lines, respectively. The result of the operation is the 16-bit of both registers A and B at the end of the simulation, as seen in Figures 4 and 5.



Figure 4: Annotated Simulation Trace displaying the test result of xFF * xFE and xFE * x03



Figure 5: Annotated Simulation Trace displaying the test result of x03 * x02 and x05 * xFF

5. Post-lab Questions:

- **Refer to the Design Resources and Statistics in IVT and complete the following design statistics table.**

LUT	**104**
DSP	**0**
Memory (BRAM)	**0**
Flip-Flop	**255**
Latches	**0**
Frequency	**177.68MHz**
Static Power	**74mW**
Dynamic Power	**31mW**
Total Power	**106mW**

Table 2: Design Statistics Table

- **What is the purpose of the X register? When does the X register get set/cleared?**

The X register preserves the sign of added value to register A, so it acts as a shift in bit for register A whenever it gets shifted. The X register is set whenever an addition or subtraction occurs to register A since X is the result of the operation of register A's MSB with its carry-out as carry-in for X's result. It gets clear whenever Reset is pressed or when a consecutive multiplication occurs.

- **What would happen if you used the carry-out of an 8-bit adder instead of output of a 9-bit adder for X?**

If the input to the X register was wired to the carry-out of the 8'th bit adder, X would not represent the Most Significant Bit (MSB) of A accurately in some cases. For example, if A was zero and S was a negative number, the carry-out of adding 1 and 0 would not be 1, which does not represent 2's complement negative numbers accurately. This leads to errors when performing arithmetic shift right because X does not accurately represent the MSB of A.

- **What are the limitations of continuous multiplications? Under what circumstances will the implemented algorithm fail?**

The limitations of continuous multiplications arise when the product exceeds the representable range of 16 bits in 2's complement. Since both operands are 8 bits, if the result of the multiplication is larger than what can be stored in 16 bits, the result will overflow, leading to an incorrect outcome.

- **What are the advantages (and disadvantages?) of the implemented multiplication algorithm over the pencil-and-paper method discussed in the introduction?**

The pencil-and-paper method requires much more memory to store all the subproducts and add them later together, while the implemented method only requires the two input registers with only the addition of the X register. On the other hand, the implemented method is less straightforward and needs much more attention to each step to know when to add or just shift.

6. Conclusion:

In this lab, we designed an 8-bit 2's complement multiplier using sequential logic on an FPGA. The project allowed us to explore how hardware can handle multiplication operations through a series of controlled shifts and additions. Our design effectively computes the product of signed 8-bit numbers and outputs a 16-bit result, demonstrating the functionality for both positive and negative operands. Through simulation and hardware testing, we verified the accuracy of our design; however, we found that it failed to multiply two large negative numbers (in magnitude). We were able to fix this by looking at the RTL schematic for the X register. We found out that the load enable to the X register was decided by a 2:1 mux where one of the inputs was 1, and the other was the shift enable signal. We fixed this after trying to test the X register without the shift enable signal when we realized we didn't need one, and the load enable signal was enough. We think that this lab was doable with the provided material.