



1. Which of the following registers is used by operating-system routines to control the execution of programs?

- |   |   |  |                                  |  |
|---|---|--|----------------------------------|--|
| <input type="radio"/> 1- Data Registers | <input checked="" type="radio"/> <b>2- PC</b> | <input type="radio"/> 3- Address Registers | <input type="radio"/> 4- 2 and 3 | <input type="radio"/> 5- All of the previous |
|---|---|--|----------------------------------|--|

2. .... is One of the Interrupt types that a processor can handle is

- |                                       |  |  |  |
|---------------------------------------|--|--|--|
| <input type="radio"/> 1- cache memory | <input checked="" type="radio"/> <b>2- Arithmetic Overflow</b> | <input type="radio"/> 3- OS interrupts | <input type="radio"/> 4- flash interrupt |
|---------------------------------------|--|--|--|

3. Which of the following registers is used by operating-system routines to control the execution of programs?

- |   |                             |  |                              |  |  |
|---|-----------------------------|--|------------------------------|--|--|
| <input type="radio"/> 1- Data Registers | <input type="radio"/> 2- PC | <input type="radio"/> 3- Address Registers | <input type="radio"/> 4- PSW | <input checked="" type="radio"/> <b>5- 2 and 4</b> | <input type="radio"/> 6- All of the previous |
|---|-----------------------------|--|------------------------------|--|--|

4. Which of the following registers is used by operating-system routines to control the execution of programs?

- |   |   |  |  |
|---|---|--|--|
| <input type="radio"/> 1- Data Registers | <input checked="" type="radio"/> <b>2- PC</b> | <input type="radio"/> 3- Address Registers | <input type="radio"/> 4- All of the previous |
|---|---|--|--|

5. Which of the following registers is used by operating-system routines to control the execution of programs?

- |   |  |  |  |
|---|--|--|--|
| <input type="radio"/> 1- Data Registers | <input type="radio"/> 2- Address Registers | <input checked="" type="radio"/> <b>3- PSW</b> | <input type="radio"/> 4- All of the previous |
|---|--|--|--|

6. The Instruction Register (IR) belongs to

- |  |   |   |  |
|--|---|---|--|
| <input type="radio"/> 1-control registers. | <input type="radio"/> 2-Data registers. | <input type="radio"/> 3-User-visible registers. | <input checked="" type="radio"/> <b>4-none of the previous</b> |
|--|---|---|--|

7. The Instruction Register (IR) belongs to

- |   |   |   |  |
|---|---|---|--|
| <input checked="" type="radio"/> <b>1-Status and control registers.</b> | <input type="radio"/> 2-Data registers. | <input type="radio"/> 3-User-visible registers. | <input type="radio"/> 4-none of the previous |
|---|---|---|--|

8. One of the Interrupt types that a processor can handle is

- |  |  |   |   |
|--|--|---|---|
| <input type="radio"/> 1- Interrupt Timer                 | <input type="radio"/> 2- Arithmetic Overflow | <input type="radio"/> 3- I/O interrupts | <input type="radio"/> 4- Hardware failure interrupt |
| <input checked="" type="radio"/> <b>All the previous</b> | <input type="radio"/> None of the previous   |   |   |

9. One of the Interrupt types that a processor can handle is

- |   |  |  |   |
|---|--|--|---|
| <input type="radio"/> 1- logic interrupts | <input type="radio"/> 2- program failure                     | <input type="radio"/> 3- signal interrupts | <input type="radio"/> 4- page interrupt |
| <input type="radio"/> All the previous    | <input checked="" type="radio"/> <b>None of the previous</b> |  |   |

10. In the Memory Hierarchy

- |   |   |  |
|---|---|--|
| <input type="radio"/> 1-Faster access time, smaller cost per bit. | <input type="radio"/> 2-Greater capacity, greater cost per bit. | <input checked="" type="radio"/> <b>3-Greater capacity, slower access speed.</b> |
| <input type="radio"/> 4-All the previous                          | <input type="radio"/> 5-None of the previous                    | <input type="radio"/> 6-   |

11. In the Memory Hierarchy

- |   |   |  |
|---|---|--|
| <input type="radio"/> 1-Faster access time, smaller cost per bit. | <input type="radio"/> 2-Greater capacity, greater cost per bit. | <input type="radio"/> 3-Greater capacity, faster access speed. |
| <input type="radio"/> 4-All the previous                          | <input checked="" type="radio"/> <b>5-None of the previous</b>  |  |

12. In the Memory Hierarchy

- |   |   |  |
|---|---|--|
| <input type="radio"/> 1-Faster access time, greater cost per bit. | <input type="radio"/> 2-Greater capacity, smaller cost per bit. | <input type="radio"/> 3-Greater capacity, slower access speed. |
| <input checked="" type="radio"/> <b>4-All the previous</b>        | <input type="radio"/> 5-None of the previous                    |  |

13. Which of the following registers contains the data to be written into memory?

- |                              |                                |  |                                |
|------------------------------|--------------------------------|--|--------------------------------|
| <input type="radio"/> 1- MAR | <input type="radio"/> 2- I/OAR | <input checked="" type="radio"/> <b>3- MBR</b> | <input type="radio"/> 4- I/OBR |
|------------------------------|--------------------------------|--|--------------------------------|

14. The Program Counter (PC) belongs to:

- |   |   |   |  |
|---|---|---|--|
| <input checked="" type="radio"/> <b>1-Status and control registers.</b> | <input type="radio"/> 2-Data registers. | <input type="radio"/> 3-User-visible registers. | <input type="radio"/> 4-None of the previous |
|---|---|---|--|

15. The Program Counter (PC) belongs to:

- |  |   |   |  |
|--|---|---|--|
| <input type="radio"/> 1-control registers. | <input type="radio"/> 2-Data registers. | <input type="radio"/> 3-User-visible registers. | <input checked="" type="radio"/> <b>4-none of the previous</b> |
|--|---|---|--|

16. One of the instruction types that a processor can execute is

- |  |   |   |   |
|--|---|---|---|
| <input type="radio"/> 1- memory-buffer | <input checked="" type="radio"/> <b>2- Processor-memory</b> | <input type="radio"/> 3- Register-Processor | <input type="radio"/> 4- All the previous |
|--|---|---|---|

17. The Interrupt Handler is

- |  |   |
|--|---|
| <input type="radio"/> 1- Part of the Hard Disk   | <input checked="" type="radio"/> <b>3- One of OS programs</b>         |
| <input type="radio"/> 2- Part of the Main Memory | <input type="radio"/> 4- One of interrupt that a processor can handle |

18. The Interrupt Handler is

<input type="radio"/> 1- Part of the Hard Disk	<input type="radio"/> 3- Is a hardware
<input type="radio"/> 2- Part of the Main Memory	<input checked="" type="radio"/> <b>4- none of the previous</b>

19. With the Direct Memory Access (DMA) approach:

<input type="radio"/> 1- I/O exchanges occur directly with memory	<input type="radio"/> 3- The processor is free to do other things
<input type="radio"/> 2- The processor is only involved at the beginning and end of the I/O	<input checked="" type="radio"/> <b>4- All the previous</b>

20. .... is the principal internal memory system of the computer.

<input type="radio"/> 1- the hard disk	<input checked="" type="radio"/> <b>2- the main memory</b>	<input type="radio"/> 3- OS	<input type="radio"/> 4- All the previous
--	--	-----------------------------	---

**Q(2):** Put  $\sqrt{\phantom{x}}$  in front of the right statements and  $\times$  in front of the wrong statements and correct them.

- Disk writes in the Disk Cache are clustered. **True**
- In PSW, Condition Codes are bits set by the processor hardware as a result of operations and can be accessed by a program but not altered. **True**
- Interrupts worsen processor utilization. **False improve**
- The disk cache is a device for staging the movement of data between memory and processor registers to improve performance. **False cache**
- Even with multiprogramming, a processor could be idle most of the time. **true**
- in Direct Memory Access (DMA), input/output operations is the processor's responsibility. **false**
- Data access from registers is slower than that from cache memory. **False the contrary**
- The locality of reference principle states that "memory references by the processor tend to cluster". **True**
- The Processor checks the contents of the Main Memory first then the contents of Cache Memory . **False the contrary**
- Disk Cache is a portion of the Hard Disk . **False of the main memory**
- There is only one Interrupt Handler for all types of interrupts. **False one for each type**
- In the Memory Hierarchy, the memory with slower access time has greater cost per bit. **False faster**
- Cache Memory is visible to the operating system. **False invisible**
- The Processor checks the contents of the Main Memory first then the contents of Cache Memory. **False the contrary**

15. Data access from the Hard Disk is slower than that from Cache memory. **True**

16. Disk Cache is a portion of the Hard Disk **.False of the main memory**

17. Disk writes in the Disk Cache are clustered. **True**

18. Each type of Interrupts has its own Interrupt Handler. **True**

19. In the Memory Hierarchy, the memory with faster access time has greater cost per bit. **True**

**Q(3):** Illustrate the differences between the cache and the disk cache.

<b>cache</b>	<b>disk cache</b>
Faster	Slower
smaller capacity	Greater capacity
greater cost per bit	smaller cost per bit
A portion of main memory used as a buffer to temporarily hold data that are to be read out to disk.	a device for staging the movement of data between memory and processor registers

**Q(4):** State the different Classes of Interrupts.

- 1- Program Interrupts
- 2- Timer Interrupt
- 3- I/O Interrupts
- 4- Hardware failure Interrupts