

RV32I INSTRUCTIONS ENCODING

		imm[31:12]			rd	01101111	LUI
		imm[31:12]			rd	00101111	AUIPC
		imm[20:10:11 19:12]			rd	11011111	JAL
	imm[11:0]		rs1	000	rd	11001111	JALR
imm[12:10:5]		rs2	rs1	000	imm[4:1:11]	11000111	BEQ
imm[12:10:5]		rs2	rs1	001	imm[4:1:11]	11000111	BNE
imm[12:10:5]		rs2	rs1	100	imm[4:1:11]	11000111	BLT
imm[12:10:5]		rs2	rs1	101	imm[4:1:11]	11000111	BGE
imm[12:10:5]		rs2	rs1	110	imm[4:1:11]	11000111	BLTU
imm[12:10:5]		rs2	rs1	111	imm[4:1:11]	11000111	BGEU
	imm[11:0]		rs1	000	rd	00000111	LB
	imm[11:0]		rs1	001	rd	00000111	LH
	imm[11:0]		rs1	010	rd	00000111	LW
	imm[11:0]		rs1	100	rd	00000111	LBU
	imm[11:0]		rs1	101	rd	00000111	LHU
imm[11:5]		rs2	rs1	000	imm[4:0]	01000111	SB
imm[11:5]		rs2	rs1	001	imm[4:0]	01000111	SH
imm[11:5]		rs2	rs1	010	imm[4:0]	01000111	SW
	imm[11:0]		rs1	000	rd	00100111	ADDI
	imm[11:0]		rs1	010	rd	00100111	SLTI
	imm[11:0]		rs1	011	rd	00100111	SLTIU
	imm[11:0]		rs1	100	rd	00100111	XORI
	imm[11:0]		rs1	110	rd	00100111	ORI
	imm[11:0]		rs1	111	rd	00100111	ANDI
0000000		shamt	rs1	001	rd	00100111	SLLI
0000000		shamt	rs1	101	rd	00100111	SRLI
0100000		shamt	rs1	101	rd	00100111	SRAI
0000000		rs2	rs1	000	rd	01100111	ADD
0100000		rs2	rs1	000	rd	01100111	SUB
0000000		rs2	rs1	001	rd	01100111	SLL
0000000		rs2	rs1	010	rd	01100111	SLT
0000000		rs2	rs1	011	rd	01100111	SLTU
0000000		rs2	rs1	100	rd	01100111	XOR
0000000		rs2	rs1	101	rd	01100111	SRL
0100000		rs2	rs1	101	rd	01100111	SRA
0000000		rs2	rs1	110	rd	01100111	OR
0000000		rs2	rs1	111	rd	01100111	AND



Jal

JAL / JALR & Branches →

Load / Store →

Arithmetics →

LUI / AUIPC



1- Branches

- add more signals to ALU

- add Branch CU

- ALU should take Func 3

2- Lw / Sw

= add more op codes
switches

= handle differe chunks
from memory.


3- arithmetics


[1] Shifting

- Shifting module
(look at ALU given)

[2] Support I-types

- change ALU 2nd src





Arithmetics

↓
if immediate
change
selected

