# **SPI Slave with Single Port RAM**

# By Youssef Mohamed Shaban

## Contents

LOWER MODULE (RAM)	2
LOWER MODULE (SPI SLAVE INTERFACE)	
TOP MODULE (SPI WRAPPER)	
DO FILE	
TESTBENCH CODE	7
RESULT OF THE TESTBENCH	13
CONSTRAINT FILE	17
ELABORATION	18
SYNTHESIS (SEQUENTIAL ENCODING)	20
IMPLEMENTATION (SEQUENTIAL ENCODING)	22
SYNTHESIS (GRAY ENCODING)	25
IMPLEMENTATION (GRAY ENCODING)	27
Synthesis (One-Hot Encoding)	30
IMPLEMENTATION (ONE-HOT ENCODING)	32
COMPARING THE WORST SLACK	35
SET UP DEBUG	37
Netlist	37
BITSTREAM GENERATION	38
IMPLEMENTATION (AFTER ADDING DEBUG CORE)	40

## **Lower Module (RAM)**

```
    RAM.v

     module RAM (din, clk, rst_n, rx_valid, dout, tx_valid);
     parameter MEM DEPTH = 256;
     parameter ADDR SIZE = 8;
     input clk, rst_n, rx_valid;
     input [ADDR_SIZE+1 : 0] din;
     output reg tx_valid;
     output reg [ADDR_SIZE-1 : 0] dout;
     reg [7:0] RAM [MEM_DEPTH-1 : 0];
     reg [ADDR SIZE-1 : 0] rd addr, wr addr;
     always @(posedge clk) begin
          if (~rst_n) begin
            dout <= 0;
              tx_valid <= 0;
              rd_addr <= 0;
              wr_addr <= 0;
         else if (rx_valid) begin
              case (din[ADDR_SIZE+1 : ADDR_SIZE])
                  2'b 00: begin
                              wr_addr <= din[ADDR_SIZE-1 : 0];</pre>
                               tx_valid <= 0;</pre>
                  2'b 01: begin
                               RAM[wr addr] <= din[7 : 0];</pre>
                               tx_valid <= 0;</pre>
                  2'b 10: begin
                               rd_addr <= din[ADDR_SIZE-1 : 0];</pre>
                               tx valid <= 0;
```

```
43
44
2'b 11: begin
45
46
47
48
end
50
end
51
endmodule
```

## **Lower Module (SPI Slave Interface)**

```
SPI Slave.v
     module SPI_Slave (MOSI, MISO, SS_n, clk, rst_n, rx_data, rx_valid, tx_data, tx_valid);
                         = 3'b 000;
     parameter IDLE
     parameter CHK CMD = 3'b 001;
     parameter WRITE = 3'b 010;
     parameter READ ADD = 3'b 011;
     parameter READ_DATA = 3'b 100;
     input clk, rst_n, MOSI, SS_n, tx_valid;
     input [7:0] tx_data;
     output reg rx valid, MISO;
     output reg [9:0] rx_data;
     reg [2:0] cs, ns;
     reg [3:0] counter;
     reg addr_or_data;
     always @(posedge clk) begin
     if (~rst_n)
             cs <= IDLE;
            cs <= ns;
     always @(*) begin
         case (cs)
             IDLE: begin
                     if (~SS_n) ns = CHK_CMD;
                     else ns = IDLE;
                 end
```

```
CHK_CMD: begin
                    if (~SS_n && ~MOSI) ns = WRITE;
                    else if (~SS_n && MOSI && ~addr_or_data) ns = READ_ADD;
                    else if (~SS_n && MOSI && addr_or_data) ns = READ_DATA;
                    else ns = IDLE;
        end
        WRITE: begin
                if (SS n) ns = IDLE;
                else ns = WRITE;
        READ ADD: begin
                    if (SS_n) ns = IDLE;
                    else ns = READ ADD;
                end
        READ_DATA: begin
                    if (SS_n) ns = IDLE;
                    else ns = READ DATA;
                end
        default: ns = IDLE;
always @(posedge clk) begin
    if (~rst_n) begin
       MISO
                 <= 0;
       rx_data <= 0;
       rx_valid <= 0;
        counter <= 0;
        addr or data <=0;
        case (cs)
        IDLE, CHK CMD: begin
                        rx_valid <= 0;</pre>
                         counter <= 0;
                        MIS0
                    end
        WRITE: begin
                    if (counter <= 9) begin
                        rx_data <= {rx_data[8:0] , MOSI};</pre>
                         counter <= counter + 1;</pre>
                    if (counter >= 9) rx_valid <= 1;</pre>
```

```
READ_ADD: begin
                      if (counter <= 9) begin
                          rx_data <= {rx_data[8:0] , MOSI};</pre>
                          counter <= counter + 1;
                      if (counter >= 9) begin
                          rx_valid <= 1;
                          addr_or_data <= 1;
                 end
         READ_DATA: begin
                      if (~tx_valid && counter <= 9) begin
                          rx_data <= {rx_data[8:0] , MOSI};</pre>
                          counter <= counter + 1;</pre>
                     if (~tx_valid && counter >= 9) begin
                          rx_valid <= 1;</pre>
                          addr_or_data <= 0;
                     if (tx_valid && counter >= 3) begin //[10 - 3] --> [7] and so on ...
                          MISO <= tx_data[counter-3];</pre>
                          counter <= counter - 1;</pre>
         endcase
endmodule
```

## **Top Module (SPI Wrapper)**

## **DO File**

```
add wave -position insertpoint \
    .main clear
                                                        26 sim:/Sh3ban_TB/DUT/SPI_INSATNCE/rx_valid
                                                        27 #add wave -radix binary -position insertpoint \
    vlib work
                                                        28 #sim:/Sh3ban_TB/DUT/RAM_INSTANCE/din
                                                        29 add wave -color cyan -position insertpoint \
   vlog RAM.v SPI_Slave.v SPI_Wrapper.v TB_2.v
                                                        30 sim:/Sh3ban_TB/DUT/RAM_INSTANCE/wr_addr
                                                        31 add wave -position insertpoint \
7 vsim -voptargs=+acc work.Sh3ban_TB
                                                        32 sim:/Sh3ban_TB/DUT/RAM_INSTANCE/rd_addr
                                                        33 add wave -position insertpoint \
    add wave -radix unsigned -position insertpoint \
                                                        34 sim:/Sh3ban_TB/DUT/SPI_INSATNCE/tx_valid \
10 sim:/Sh3ban_TB/DUT/SPI_INSATNCE/counter
                                                        35 sim:/Sh3ban_TB/DUT/SPI_INSATNCE/tx_data
11 add wave -position insertpoint \
                                                        36 add wave -color cyan -position insertpoint \
12 sim:/Sh3ban_TB/Parallel_ADDR \
                                                        37 sim:/Sh3ban_TB/DUT/SPI_INSATNCE/cs
   sim:/Sh3ban_TB/Parallel_DATA
                                                        38 add wave -position insertpoint \
14 add wave -position insertpoint \
                                                        39 sim:/Sh3ban_TB/DUT/SPI_INSATNCE/ns \
15 sim:/Sh3ban_TB/rst_n
                                                            sim:/Sh3ban_TB/DUT/SPI_INSATNCE/addr_or_data
16 add wave -color magenta -position insertpoint \
                                                            add wave -color Orchid -position insertpoint \
17 sim:/Sh3ban TB/clk
                                                            {sim:/Sh3ban_TB/DUT/RAM_INSTANCE/RAM[169]}
18 add wave -position insertpoint \
                                                        43 add wave -position insertpoint \
19 sim:/Sh3ban_TB/MISO \
                                                        44 sim:/Sh3ban_TB/DUT/RAM_INSTANCE/RAM
20 sim:/Sh3ban TB/SS n
                                                        45 add wave -position insertpoint \
21 add wave -color gold -position insertpoint \
                                                            sim:/Sh3ban_TB/Expected_out
22 sim:/Sh3ban TB/MOSI
23 add wave -position insertpoint \
                                                        48 run -all
24 sim:/Sh3ban_TB/DUT/SPI_INSATNCE/rx_data
```

## **Testbench Code**

- This testbench is:
  - A directed testbench.
  - Self-checking testbench, where it checks for:
    - I. Current State after each expected state transition.
    - II. Output "MISO" after being converted into <u>serial</u>, to check if it is the same as the intended RAM content.
    - III. RAM content at the intended address after the expected writing operation.
    - IV. The value in the internal register of RAM, after conversion from serial to parallel and after being read by RAM (in the case of writing address and the case of reading address).
- Since, the testbench checks for all cases in RAM & SPI slave interface.
   It can be considered a testbench for RAM too.

```
Self Checking Testbech for SPI & RAM
module Sh3ban TB ();
parameter MEM DEPTH = 256;
parameter ADDR_SIZE = 8;
//The following parameters are just for the self-checking testbench
parameter IDLE = 3'b 000;
parameter CHK_CMD = 3'b 001;
parameter WRITE = 3'b 010;
parameter READ ADD = 3'b 011;
parameter READ_DATA = 3'b 100;
reg clk, rst_n, SS_n, MOSI;
wire MISO;
SPI_Wrapper #(MEM_DEPTH, ADDR_SIZE) DUT (MOSI, MISO, SS_n, clk, rst_n);
//The following regesiters are just for the self-checking testbench
reg [9:0] Parallel_ADDR; //Master Address Input (Parallel)
reg [9:0] Parallel_DATA; //Master Data Input (Parallel)
reg [7:0] Expected_out;
```

```
initial begin
   clk = 0;
   forever
      #10 clk = ~clk;
initial begin
$readmemh("mem.dat", DUT.RAM_INSTANCE.RAM);
$display("\n----\n");
rst_n = 0;
SS_n = 1;
MOSI = 0;
@(negedge clk);
rst_n = 1;
@(negedge clk);
   if (DUT.SPI_INSATNCE.cs != IDLE) begin //
      $display("ERROR!! Incorrect Output :("); //
      $stop:
$display("\n-----\n");
SS_n = 0;
@(negedge clk);
   if (DUT.SPI_INSATNCE.cs != CHK_CMD) begin //
     $display("ERROR!! Incorrect Output :("); //
     $stop;
MOSI = 0;
Parallel_ADDR = 10'b 00_1010_1001;
@(negedge clk);
   if (DUT.SPI_INSATNCE.cs != WRITE) begin //
     $display("ERROR!! Incorrect Output :("); //
     $stop;
```

```
for (i=9; i >= 0; i=i-1) begin
   MOSI = Parallel ADDR[i];
   @(negedge clk);
@(negedge clk); //To let RAM Writes Address
if (DUT.RAM_INSTANCE.wr_addr != Parallel_ADDR[7:0]) begin
   $display("ERROR!! Incorrect Output :(");
   $stop;
$write("\n");
SS_n = 1;
@(negedge clk);
   if (DUT.SPI_INSATNCE.cs != IDLE) begin //
      $display("ERROR!! Incorrect Output :("); //
   $display("\n-----\n");
SS n = 0;
@(negedge clk);
   if (DUT.SPI_INSATNCE.cs != CHK_CMD) begin //
       $display("ERROR!! Incorrect Output :("); //
MOSI = 0;
Parallel_DATA = 10'b 01_0100_1101;
@(negedge clk);
   if (DUT.SPI_INSATNCE.cs != WRITE) begin //
      $display("ERROR!! Incorrect Output :("); //
       $stop;
```


```
for (i=9; i >= 0; i=i-1) begin
   MOSI = Parallel DATA[i];
   @(negedge clk);
@(negedge clk); //To let RAM Writes Data
if (DUT.RAM_INSTANCE.RAM[Parallel_ADDR[7:0]] != Parallel_DATA[7:0]) begin
   $display("ERROR!! Incorrect Output :(");
$write("\n");
SS_n = 1;
@(negedge clk);
   if (DUT.SPI_INSATNCE.cs != IDLE) begin //
       $display("ERROR!! Incorrect Output :("); //
                  $display("\n \"Testing Read Address\" \n");
SS n = 0;
@(negedge clk);
   if (DUT.SPI INSATNCE.cs != CHK_CMD) begin //
      $display("ERROR!! Incorrect Output :("); //
       $stop;
MOSI = 1;
Parallel_ADDR = 10'b 10_1010_1001;
@(negedge clk);
  if (DUT.SPI INSATNCE.cs != READ ADD) begin //
       $display("ERROR!! Incorrect Output :("); //
       $stop;
```

```
for (i=9; i >= 0; i=i-1) begin
   MOSI = Parallel ADDR[i];
   @(negedge clk);
@(negedge clk); //To let RAM Read Address
if (DUT.RAM_INSTANCE.rd_addr != Parallel_ADDR[7:0]) begin
   $display("ERROR!! Incorrect Output :(");
   $stop;
$write("\n");
SS_n = 1;
@(negedge clk);
   if (DUT.SPI_INSATNCE.cs != IDLE) begin //
      $display("ERROR!! Incorrect Output :("); //
   $display("\n----\n");
SS n = 0;
@(negedge clk);
   if (DUT.SPI_INSATNCE.cs != CHK_CMD) begin //
       $display("ERROR!! Incorrect Output :("); //
MOSI = 1;
Parallel_DATA = 10'b 11_0111_1001;
@(negedge clk);
   if (DUT.SPI_INSATNCE.cs != READ_DATA) begin //
      $display("ERROR!! Incorrect Output :("); //
       $stop;
```

```
for (i=9; i >= 0; i=i-1) begin
MOSI = Parallel_DATA[i];
    @(negedge clk);
@(negedge clk); //To let RAM Writes Data
repeat (8) begin
   Expected_out = {Expected_out[6:0] , MISO};
    @(negedge clk);
if (DUT.RAM_INSTANCE.RAM[Parallel_ADDR[7:0]] != Expected_out) begin
   $display("ERROR!! Incorrect Output :(");
$write("\n");
SS_n = 1;
    if (DUT.SPI_INSATNCE.cs != IDLE) begin
       $display("ERROR!! Incorrect Output :("); //
       $stop;
repeat(5) @(negedge clk);
$display("\n---> NO ERRORS, All Outputs are Correct :) <--- \n");</pre>
$stop;
initial begin
   $monitor("clk= %b, rst_n= %b, MISO= %b, SS_n= %b ,MOSI= %b, rx_data= %b_%b, rx_valid= %b, tx_data= %b, tx_valid= %b"
    ,clk, rst_n, MISO, SS_n, MOSI, DUT.rx_data_bus[9:8], DUT.rx_data_bus[7:0], DUT.rx_valid, DUT.tx_data_bus, DUT.tx_valid);
```


## **Result of the Testbench**

- Testing reset in the first clock cycle.
- And then put (**SS\_n = 0**) to make SPI Slave know that I want to start a connection and then **ns** will be **CHK\_CMD** (**ns = 1**), as shown at the first cursor.
- Then put (MOSI = 0) for one cycle, so ns will be WRITE (ns = 2).
- After 10 clock cycles, the 10 bits are converted to parallel & the rx\_valid is <u>high</u>, as shown at the second cursor.
- After another clock cycle the data on rx\_data is stored in the internal register (wr\_addr) in the RAM, as shown at the third cursor.
- At the end put (SS\_n = 0) to release the connection.




```
---> "Testing Reset" <---
  clk= 0, rst_n= 0, MISO= x, SS_n= 1 ,MOSI= 0, rx_data= xx_xxxxxxxxx, rx_valid= x, tx_data= xxxxxxxxx, tx_valid= x
# clk= 1, rst_n= 0, MISO= 0, SS_n= 1, MOSI= 0, rx_data= 00_000000000, rx_valid= 0, tx_data= 00000000, tx_valid= 0
# clk= 0, rst_n= 1, MISO= 0, SS_n= 1 ,MOSI= 0, rx_data= 00_00000000, rx_valid= 0, tx_data= 00000000, tx_valid= 0
  clk= 1, rst n= 1, MISO= 0, SS n= 1 ,MOSI= 0, rx data= 00 00000000, rx valid= 0, tx data= 00000000, tx valid= 0
                   --> "Testing Write Address" <-
# clk= 0, rst_n= 1, MISO= 0, SS_n= 0 ,MOSI= 0, rx_data= 00_00000000, rx_valid= 0, tx_data= 00000000, tx_valid= 0
# clk= 1, rst_n= 1, MISO= 0, SS_n= 0 ,MOSI= 0, rx_data= 00_00000000, rx_valid= 0, tx_data= 00000000, tx_valid= 0
# clk= 0, rst_n= 1, MISO= 0, SS_n= 0 ,MOSI= 0, rx_data= 00_00000000, rx_valid= 0, tx_data= 00000000, tx_valid= 0
  clk= 1, rst_n= 1, MISO= 0, SS_n= 0 ,MOSI= 0, rx_data= 00_00000000, rx_valid= 0, tx_data= 00000000, tx_valid= 0
# clk= 0, rst_n= 1, MISO= 0, SS_n= 0 ,MOSI= 0, rx_data= 00_00000000, rx_valid= 0, tx_data= 00000000, tx_valid= 0
# clk= 1, rst_n= 1, MISO= 0, SS_n= 0 ,MOSI= 0, rx_data= 00_00000000, rx_valid= 0, tx_data= 00000000, tx_valid= 0
# clk= 0, rst_n= 1, MISO= 0, SS_n= 0 ,MOSI= 0, rx_data= 00_000000000, rx_valid= 0, tx_data= 00000000, tx_valid= 0
# clk= 1, rst n= 1, MISO= 0, SS n= 0 ,MOSI= 0, rx data= 00 00000000, rx valid= 0, tx data= 00000000, tx valid= 0
  clk= 0, rst n= 1, MISO= 0, SS n= 0 ,MOSI= 1, rx_data= 00_00000000, rx_valid= 0, tx_data= 00000000, tx_valid= 0
  clk= 1, rst_n= 1, MISO= 0, SS_n= 0 ,MOSI= 1, rx_data= 00_00000001, rx_valid= 0, tx_data= 00000000, tx_valid= 0
# clk= 0, rst_n= 1, MISO= 0, SS_n= 0 ,MOSI= 0, rx_data= 00_000000001, rx_valid= 0, tx_data= 00000000, tx_valid= 0
# clk= 1, rst_n= 1, MISO= 0, SS_n= 0 ,MOSI= 0, rx_data= 00_00000010, rx_valid= 0, tx_data= 00000000, tx_valid= 0
tclk= 0, rst_n= 1, MISO= 0, SS_n= 0 ,MOSI= 1, rx_data= 00_00000010, rx_valid= 0, tx_data= 00000000, tx_valid= 0
 clk= 1, rst n= 1, MISO= 0, SS n= 0 ,MOSI= 1, rx data= 00 00000101, rx valid= 0, tx data= 00000000, tx valid= 0
# clk= 0, rst_n= 1, MISO= 0, SS_n= 0 ,MOSI= 0, rx_data= 00_00000101, rx_valid= 0, tx_data= 00000000, tx_valid= 0
 clk= 1, rst_n= 1, MISO= 0, SS_n= 0 ,MOSI= 0, rx_data= 00_00001010, rx_valid= 0, tx_data= 00000000, tx_valid= 0
# clk= 0, rst_n= 1, MISO= 0, SS_n= 0 ,MOSI= 1, rx_data= 00_00001010, rx_valid= 0, tx_data= 00000000, tx_valid= 0
# clk= 1, rst_n= 1, MISO= 0, SS_n= 0 ,MOSI= 1, rx_data= 00_00010101, rx_valid= 0, tx_data= 00000000, tx_valid= 0
# clk= 0, rst_n= 1, MISO= 0, SS_n= 0 ,MOSI= 0, rx_data= 00_00010101, rx_valid= 0, tx_data= 00000000, tx_valid= 0
  clk= 1, rst_n= 1, MISO= 0, SS_n= 0 ,MOSI= 0, rx_data= 00_00101010, rx_valid= 0, tx_data= 00000000, tx_valid=
  clk= 0, rst_n= 1, MISO= 0, SS_n= 0 ,MOSI= 0, rx_data= 00_00101010, rx_valid= 0, tx_data= 00000000, tx_valid= 0
# clk= 1, rst_n= 1, MISO= 0, SS_n= 0 ,MOSI= 0, rx_data= 00_01010100, rx_valid= 0, tx_data= 00000000, tx_valid= 0
# clk= 0, rst_n= 1, MISO= 0, SS_n= 0 ,MOSI= 1, rx_data= 00_01010100, rx_valid= 0, tx_data= 00000000, tx_valid= 0
# clk= 1, rst_n= 1, MISO= 0, SS_n= 0 ,MOSI= 1, rx_data= 00_10101001, rx_valid= 1, tx_data= 00000000, tx_valid= 0
# clk= 0, rst_n= 1, MISO= 0, SS_n= 0 ,MOSI= 1, rx_data= 00_10101001, rx_valid= 1, tx_data= 00000000, tx_valid= 0
  clk= 1, rst_n= 1, MISO= 0, SS_n= 0 ,MOSI= 1, rx_data= 00_10101001, rx_valid= 1, tx_data= 00000000, tx_valid= 0
 clk= 0, rst_n= 1, MISO= 0, SS_n= 1 ,MOSI= 1, rx_data= 00_101010101, rx_valid= 1, tx_data= 00000000, tx_valid= 0 clk= 1, rst_n= 1, MISO= 0, SS_n= 1 ,MOSI= 1, rx_data= 00_10101001, rx_valid= 1, tx_data= 00000000, tx_valid= 0
```

- Put (SS\_n = 1) to make SPI Slave know that I want to start a connection and then ns will be CHK\_CMD (ns = 1), as shown at the first cursor.
- Then put (MOSI = 0) for one cycle, so ns will be WRITE (ns = 2).
- After 10 clock cycles, the 10 bits are converted to parallel & the rx\_valid is high, as shown at the second cursor.
- After another clock cycle the data on rx\_data is stored in the RAM at the location that was previously stored in (wr\_addr), as shown at the third cursor.
- At the end put (SS\_n = 0) to release the connection.




```
-----> "Testing Write Data" <-----
clk= 0, rst_n= 1, MISO= 0, SS_n= 0 ,MOSI= 1, rx_data= 00_10101001, rx_valid= 1, tx_data= 00000000, tx_valid= 0
# clk= 1, rst_n= 1, MISO= 0, SS_n= 0 ,MOSI= 1, rx_data= 00_10101001, rx_valid= 0, tx_data= 00000000, tx_valid= 0
clk= 0, rst_n= 1, MISO= 0, SS_n= 0 ,MOSI= 0, rx_data= 00_10101001, rx_valid= 0, tx_data= 00000000, tx_valid= 0
# clk= 1, rst_n= 1, MISO= 0, SS_n= 0 ,MOSI= 0, rx_data= 00_10101001, rx_valid= 0, tx_data= 00000000, tx_valid= 0
# clk= 0, rst_n= 1, MISO= 0, SS_n= 0 ,MOSI= 0, rx_data= 00_10101001, rx_valid= 0, tx_data= 00000000, tx_valid= 0
clk= 1, rst_n= 1, MISO= 0, SS_n= 0 ,MOSI= 0, rx_data= 01_01010010, rx_valid= 0, tx_data= 00000000, tx_valid= 0
 clk= 0, rst_n= 1, MISO= 0, SS_n= 0 ,MOSI= 1, rx_data= 01_01010010, rx_valid= 0, tx_data= 00000000, tx_valid= 0
clk= 1, rst_n= 1, MISO= 0, SS_n= 0 ,MOSI= 1, rx_data= 10_10100101, rx_valid= 0, tx_data= 00000000, tx_valid= 0
# clk= 0, rst_n= 1, MISO= 0, SS_n= 0 ,MOSI= 0, rx_data= 10_10100101, rx_valid= 0, tx_data= 00000000, tx_valid= 0
# clk= 1, rst_n= 1, MISO= 0, SS_n= 0 ,MOSI= 0, rx_data= 01_01001010, rx_valid= 0, tx_data= 00000000, tx_valid= 0
 clk= 0, rst_n= 1, MISO= 0, SS_n= 0 ,MOSI= 1, rx_data= 01_01001010, rx_valid= 0, tx_data= 00000000, tx_valid= 0
 clk= 1, rst_n= 1, MISO= 0, SS_n= 0 ,MOSI= 1, rx_data= 10_10010101, rx_valid= 0, tx_data= 00000000, tx_valid= 0
# clk= 0, rst_n= 1, MISO= 0, SS_n= 0 ,MOSI= 0, rx_data= 10_10010101, rx_valid= 0, tx_data= 00000000, tx_valid= 0
# clk= 1, rst_n= 1, MISO= 0, SS_n= 0 ,MOSI= 0, rx_data= 01_00101010, rx_valid= 0, tx_data= 00000000, tx_valid= 0
# clk= 0, rst_n= 1, MISO= 0, SS_n= 0 ,MOSI= 0, rx_data= 01_00101010, rx_valid= 0, tx_data= 00000000, tx_valid= 0
 clk= 1, rst n= 1, MISO= 0, SS n= 0 ,MOSI= 0, rx data= 10 01010100, rx valid= 0, tx data= 00000000, tx valid= 0
# clk= 0, rst n= 1, MISO= 0, SS n= 0 ,MOSI= 1, rx_data= 10_01010100, rx_valid= 0, tx_data= 00000000, tx_valid= 0
# clk= 1, rst_n= 1, MISO= 0, SS_n= 0 ,MOSI= 1, rx_data= 00_10101001, rx_valid= 0, tx_data= 00000000, tx_valid= 0
# clk= 0, rst_n= 1, MISO= 0, SS_n= 0 ,MOSI= 1, rx_data= 00_10101001, rx_valid= 0, tx_data= 00000000, tx_valid= 0
clk= 1, rst_n= 1, MISO= 0, SS_n= 0 ,MOSI= 1, rx_data= 01_01010011, rx_valid= 0, tx_data= 00000000, tx_valid= 0
# clk= 0, rst_n= 1, MISO= 0, SS_n= 0 ,MOSI= 0, rx_data= 01_01010011, rx_valid= 0, tx_data= 00000000, tx_valid= 0
# clk= 1, rst_n= 1, MISO= 0, SS_n= 0 ,MOSI= 0, rx_data= 10_10100110, rx_valid= 0, tx_data= 00000000, tx_valid= 0
# clk= 0, rst_n= 1, MISO= 0, SS_n= 0 ,MOSI= 1, rx_data= 10_10100110, rx_valid= 0, tx_data= 00000000, tx_valid= 0
 clk= 1, rst_n= 1, MISO= 0, SS_n= 0 ,MOSI= 1, rx_data= 01_01001101, rx_valid= 1, tx_data= 00000000, tx_valid= 0
 clk= 0, rst n= 1, MISO= 0, SS n= 0 ,MOSI= 1, rx data= 01 01001101, rx valid= 1, tx data= 00000000, tx valid= 0
 clk= 1, rst_n= 1, MISO= 0, SS_n= 0 ,MOSI= 1, rx_data= 01_01001101, rx_valid= 1, tx_data= 00000000, tx_valid= 0
 clk= 0, rst_n= 1, MISO= 0, SS_n= 1 ,MOSI= 1, rx_data= 01_01001101, rx_valid= 1, tx_data= 00000000, tx_valid= 0
 clk= 1, rst n= 1, MISO= 0, SS n= 1 ,MOSI= 1, rx data= 01 01001101, rx valid= 1, tx data= 00000000, tx valid= 0
```

- Put (SS\_n = 1) to make SPI Slave know that I want to start a connection and then ns will be CHK\_CMD (ns = 1), as shown at the first cursor.
- Then put (MOSI = 1) for one cycle, so ns will be READ\_ADD (ns = 3).
- After 10 clock cycles, the 10 bits are converted to parallel & the rx\_valid is <u>high</u>, as shown at the second cursor.
- After another clock cycle the data on rx\_data is stored in the internal register (rd\_addr) in the RAM, as shown at the third cursor.
- At the end put (SS\_n = 0) to release the connection.



```
"Testing Read Address"
 clk= 0, rst_n= 1, MISO= 0, SS_n= 0 ,MOSI= 1, rx_data= 01_01001101, rx_valid= 1, tx_data= 00000000, tx_valid= 0
# clk= 1, rst_n= 1, MISO= 0, SS_n= 0 ,MOSI= 1, rx_data= 01_01001101, rx_valid= 0, tx_data= 00000000, tx_valid= 0
# clk= 0, rst_n= 1, MISO= 0, SS_n= 0 ,MOSI= 1, rx_data= 01_01001101, rx_valid= 0, tx_data= 00000000, tx_valid= 0
# clk= 1, rst_n= 1, MISO= 0, SS_n= 0 ,MOSI= 1, rx_data= 01_01001101, rx_valid= 0, tx_data= 00000000, tx_valid= 0
# clk= 0, rst_n= 1, MISO= 0, SS_n= 0 ,MOSI= 1, rx_data= 01_01001101, rx_valid= 0, tx_data= 00000000, tx_valid= 0
# clk= 1, rst_n= 1, MISO= 0, SS_n= 0 ,MOSI= 1, rx_data= 10_10011011, rx_valid= 0, tx_data= 00000000, tx_valid= 0
# clk= 0, rst_n= 1, MISO= 0, SS_n= 0 ,MOSI= 0, rx_data= 10_10011011, rx_valid= 0, tx_data= 00000000, tx_valid= 0
# clk= 1, rst_n= 1, MISO= 0, SS_n= 0 ,MOSI= 0, rx_data= 01_00110110, rx_valid= 0, tx_data= 00000000, tx_valid= 0
# clk= 0, rst_n= 1, MISO= 0, SS_n= 0 ,MOSI= 1, rx_data= 01_00110110, rx_valid= 0, tx_data= 00000000, tx_valid= 0
# clk= 1, rst_n= 1, MISO= 0, SS_n= 0 ,MOSI= 1, rx_data= 10_01101101, rx_valid= 0, tx_data= 00000000, tx_valid= 0
# clk= 0, rst_n= 1, MISO= 0, SS_n= 0 ,MOSI= 0, rx_data= 10_01101101, rx_valid= 0, tx_data= 00000000, tx_valid= 0
# clk= 1, rst_n= 1, MISO= 0, SS_n= 0 ,MOSI= 0, rx_data= 00_11011010, rx_valid= 0, tx_data= 00000000, tx_valid= 0
# clk= 0, rst_n= 1, MISO= 0, SS_n= 0 ,MOSI= 1, rx_data= 00_11011010, rx_valid= 0, tx_data= 00000000, tx_valid= 0
# clk= 1, rst_n= 1, MISO= 0, SS_n= 0 ,MOSI= 1, rx_data= 01_10110101, rx_valid= 0, tx_data= 00000000, tx_valid= 0
# clk= 0, rst_n= 1, MISO= 0, SS_n= 0 ,MOSI= 0, rx_data= 01_10110101, rx_valid= 0, tx_data= 00000000, tx_valid= 0
# clk= 1, rst_n= 1, MISO= 0, SS_n= 0 ,MOSI= 0, rx_data= 11_01101010, rx_valid= 0, tx_data= 00000000, tx_valid= 0
# clk= 0, rst_n= 1, MISO= 0, SS_n= 0 ,MOSI= 1, rx_data= 11_01101010, rx_valid= 0, tx_data= 00000000, tx_valid= 0
# clk= 1, rst_n= 1, MISO= 0, SS_n= 0 ,MOSI= 1, rx_data= 10_11010101, rx_valid= 0, tx_data= 00000000, tx_valid= 0
# clk= 0, rst_n= 1, MISO= 0, SS_n= 0 ,MOSI= 0, rx_data= 10_11010101, rx_valid= 0, tx_data= 00000000, tx_valid= 0
# clk= 1, rst_n= 1, MISO= 0, SS_n= 0 ,MOSI= 0, rx_data= 01_10101010, rx_valid= 0, tx_data= 00000000, tx_valid= 0
# clk= 0, rst_n= 1, MISO= 0, SS_n= 0 ,MOSI= 0, rx_data= 01_10101010, rx_valid= 0, tx_data= 00000000, tx_valid= 0
# clk= 1, rst_n= 1, MISO= 0, SS_n= 0 ,MOSI= 0, rx_data= 11_01010100, rx_valid= 0, tx_data= 00000000, tx_valid= 0
# clk= 0, rst_n= 1, MISO= 0, SS_n= 0 ,MOSI= 1, rx_data= 11_01010100, rx_valid= 0, tx_data= 00000000, tx_valid= 0
# clk= 1, rst_n= 1, MISO= 0, SS_n= 0 ,MOSI= 1, rx_data= 10_10101001, rx_valid= 1, tx_data= 00000000, tx_valid= 0
# clk= 0, rst_n= 1, MISO= 0, SS_n= 0 ,MOSI= 1, rx_data= 10_10101001, rx_valid= 1, tx_data= 00000000, tx_valid= 0
# clk= 1, rst_n= 1, MISO= 0, SS_n= 0 ,MOSI= 1, rx_data= 10_10101001, rx_valid= 1, tx_data= 00000000, tx_valid= 0
# clk= 0, rst_n= 1, MISO= 0, SS_n= 1 ,MOSI= 1, rx_data= 10_10101001, rx_valid= 1, tx_data= 00000000, tx_valid= 0
# clk= 1, rst_n= 1, MISO= 0, SS_n= 1 ,MOSI= 1, rx_data= 10_10101001, rx_valid= 1, tx_data= 00000000, tx_valid= 0
```

- Put (SS\_n = 1) to make SPI Slave know that I want to start a connection and then ns will be CHK\_CMD (ns = 1), as shown at the first cursor.
- Then put (MOSI = 1) for one cycle, so ns will be READ\_DATA (ns = 4).
- After 10 clock cycles, the 10 bits are converted into parallel data & the rx\_valid is high, as shown at the second cursor. (however the other 8 bits are garbage and will be ignored in RAM).
- After another clock cycle the data on the data stored in the RAM at the location that
  was previously stored in (rd\_addr) are available on tx\_data and tx\_valid is high, as
  shown at the third cursor.
- After another 8 clock cycles, the data that was on tx\_data are converted into serial data (MISO), as shown at the fourth cursor.



```
# clk= 0, rst_n= 1, MISO= 1, SS_n= 1 ,MOSI= 1, rx_data= 11_01111001, rx_valid= 1, tx_data= 01001101, tx_valid= 1
# clk= 1, rst_n= 1, MISO= 1, SS_n= 1 ,MOSI= 1, rx_data= 11_01111001, rx_valid= 1, tx_data= 01001101, tx_valid= 1
# clk= 0, rst_n= 1, MISO= 1, SS_n= 1 ,MOSI= 1, rx_data= 11_01111001, rx_valid= 1, tx_data= 01001101, tx_valid= 1
# clk= 1, rst_n= 1, MISO= 0, SS_n= 1 ,MOSI= 1, rx_data= 11_01111001, rx_valid= 0, tx_data= 01001101, tx_valid= 1
# clk= 0, rst_n= 1, MISO= 0, SS_n= 1 ,MOSI= 1, rx_data= 11_01111001, rx_valid= 0, tx_data= 01001101, tx_valid= 1
# clk= 1, rst_n= 1, MISO= 0, SS_n= 1 ,MOSI= 1, rx_data= 11_01111001, rx_valid= 0, tx_data= 01001101, tx_valid= 1
# clk= 0, rst_n= 1, MISO= 0, SS_n= 1 ,MOSI= 1, rx_data= 11_01111001, rx_valid= 0, tx_data= 01001101, tx_valid= 1
# clk= 1, rst_n= 1, MISO= 0, SS_n= 1 ,MOSI= 1, rx_data= 11_01111001, rx_valid= 0, tx_data= 01001101, tx_valid= 1
# clk= 0, rst_n= 1, MISO= 0, SS_n= 1 ,MOSI= 1, rx_data= 11_01111001, rx_valid= 0, tx_data= 01001101, tx_valid= 1
# clk= 1, rst_n= 1, MISO= 0, SS_n= 1 ,MOSI= 1, rx_data= 11_01111001, rx_valid= 0, tx_data= 01001101, tx_valid= 1
# clk= 0, rst_n= 1, MISO= 0, SS_n= 1 ,MOSI= 1, rx_data= 11_01111001, rx_valid= 0, tx_data= 01001101, tx_valid= 1
# clk= 1, rst_n= 1, MISO= 0, SS n= 1 ,MOSI= 1, rx_data= 11_01111001, rx_valid= 0, tx_data= 01001101, tx_valid= 1
# ---> NO ERRORS, All Outputs are Correct :) <---
# ** Note: $stop
                     : TB 2.v(267)
    Time: 1440 ns Iteration: 1 Instance: /Sh3ban TB
# Break in Module Sh3ban_TB at TB_2.v line 267
```

### **Constraint File**

```
## This file is a general .xdc for the Basys3 rev B board
## To use it in a project:
## - uncomment the lines corresponding to used pins
## - uncomment the lines corresponding to used pins
## - uncomment the lines corresponding to used pins
## - rename the used ports (in each line, after get_ports) according to the top level signal names in the project
## Clock signal
set_property dict {PACKAGE_PIN W5 IOSTANDARD LVCMOS33} [get_ports clk]
create_clock -period 10.000 -name sys_clk_pin -waveform (0.000 5.000) -add [get_ports clk]

## Switches
set_property -dict {PACKAGE_PIN V17 IOSTANDARD LVCMOS33} [get_ports rst_n]
set_property -dict {PACKAGE_PIN V17 IOSTANDARD LVCMOS33} [get_ports S5_n]
set_property -dict {PACKAGE_PIN W16 IOSTANDARD LVCMOS33} [get_ports MOSI]

## LEDs
set_property -dict {PACKAGE_PIN W16 IOSTANDARD LVCMOS33} [get_ports MISO]

## WButtons
## set_property -dict {PACKAGE_PIN W18 IOSTANDARD LVCMOS33} [get_ports rst]


## Configuration options, can be used for all designs
set_property CONFIG_VOITAGE 3.3 [current_design]
set_property BITSTREAM_GENERAL_COMPRESS TRUE [current_design]
set_property BITSTREAM_GENERAL_COMPRESS TRUE [current_design]
set_property BITSTREAM_GENERAL_COMPRESS TRUE [current_design]
set_property All_PROBE_SAME_MU_CINI 1 [get_debug_cores u_ila_0]
set_property All_PROBE_SAME_MU_CINI 1 [get_debug_cores u_ila_0]
set_property C_MIN_IDGER false [get_debug_cores u_ila_0]
set_property C_RISTRG_UAL false [get_debug_cores u_ila_0]
```

## **Elaboration**


- Messages tab after elaboration.
- As shown in the following snippet → No Critical Warnings or Errors.




Schematic after elaboration.



- Schematic for RAM instance (Lower Module).



- Schematic for SPI slave interface instance (Lower Module).



## **Synthesis (Sequential Encoding)**


Synthesis Report.

```
INFO: [Synth 8-5534] Detected attribute (* fsm encoding = "sequential" *) [H:/Digital Design Diploma/Project 2/SPI Slave.v:18]
 INFO: [Synth 8-802] inferred FSM for state register 'cs reg' in module 'SPI Slave'
 INFO: [Synth 8-5544] ROM "ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
 INFO: [Synth 8-5544] ROM "ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
 INFO: [Synth 8-5544] ROM "ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
 INFO: [Synth 8-5544] ROM "ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
                                              New Encoding |
                   State |
                                                                             Previous Encoding
                    TDLE I
                                                         000 1
                                                                                            000
                 CHK CMD |
                                                         001 |
                                                                                            001
                   WRITE |
                 READ ADD |
                                                         011 I
                READ_DATA |
 INFO: [Synth 8-3354] encoded FSM with state register 'cs_reg' using encoding 'sequential' in module 'SPI_Slave'
```


- Messages tab after running synthesis.
- As shown in the snippet → No Critical Warnings or Errors.




Schematic after running synthesis.




Utilization after running synthesis.




- Timing Summary after running synthesis.
- As shown in the snippet:
  - o Both setup time & hold time slacks are positive.
  - Which means that there no timing violations.




The critical path.






## Implementation (Sequential Encoding)


- Messages tab after running implementation.
- As shown in the snippet → No Critical Warnings or Errors.




Utilization after implementation.




- Timing Summary after implementation.
- As shown in the snippet:
  - o Both setup time & hold time slacks are positive.
  - Which means that there no timing violations.



#### FPGA Device.





## **Synthesis (Gray Encoding)**


Synthesis Report.

```
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "gray" *) [H:/Digital_Design_Diploma/Project 2/SPI_Slave.v:18]
 INFO: [Synth 8-802] inferred FSM for state register 'cs reg' in module 'SPI Slave'
 INFO: [Synth 8-5544] ROM "ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
 INFO: [Synth 8-5544] ROM "ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
 INFO: [Synth 8-5544] ROM "ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
 INFO: [Synth 8-5544] ROM "ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
                   State |
                                              New Encoding |
                                                                            Previous Encoding
                    IDLE
                                                         000 |
                                                                                            000
                 CHK_CMD |
                   WRITE
                                                         011 |
                                                                                            010
                READ ADD |
                                                         010 I
                                                                                            011
               READ DATA |
                                                        111 |
 INFO: [Synth 8-3354] encoded FSM with state register 'cs_reg' using encoding 'gray' in module 'SPI_Slave'
```


- Messages tab after running synthesis.
- As shown in the snippet → No Critical Warnings or Errors.




Schematic after running synthesis.




Utilization after running synthesis.



- Timing Summary after running synthesis.
- As shown in the snippet:
  - o Both setup time & hold time slacks are positive.
  - Which means that there no timing violations.



The critical path.




## **Implementation (Gray Encoding)**


- Messages tab after running implementation.
- As shown in the snippet → No Critical Warnings or Errors.




Utilization after implementation.



- Timing Summary after implementation.
- As shown in the snippet:
  - o Both setup time & hold time slacks are positive.
  - o Which means that there no timing violations.



#### - FPGA Device.






## **Synthesis (One-Hot Encoding)**


Synthesis Report.

```
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "one_hot" *) [H:/Digital_Design_Diploma/Project 2/SPI_Slave.v:18]
INFO: [Synth 8-802] inferred FSM for state register 'cs_reg' in module 'SPI_Slave'
INFO: [Synth 8-5544] ROM "ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
                 State |
                                            New Encoding |
                                                                          Previous Encoding
                   IDLE |
                                                      00001 I
                CHK CMD |
                                                     00010 I
                                                                                          001
                  WRITE |
                                                     00100 |
                                                                                          010
               READ ADD I
                                                     01000 I
                                                                                          011
              READ_DATA |
INFO: [Synth 8-3354] encoded FSM with state register 'cs reg' using encoding 'one-hot' in module 'SPI_Slave'
```


- Messages tab after running synthesis.
- As shown in the snippet → No Critical Warnings or Errors.




Schematic after running synthesis.




Utilization after running synthesis.




- Timing Summary after running synthesis.
- As shown in the snippet:
  - o Both setup time & hold time slacks are positive.
  - Which means that there no timing violations.



The critical path.






## **Implementation (One-Hot Encoding)**


- Messages tab after running implementation.
- As shown in the snippet → No Critical Warnings or Errors.




Utilization after implementation.




- Timing Summary after implementation.
- As shown in the snippet:
  - Both setup time & hold time slacks are positive.
  - Which means that there no timing violations.




#### - FPGA Device.






## **Comparing the Worst Slack**


#### 1. Gray Encoding:



#### 2. One-Hot Encoding:




#### 3. Sequential Encoding:



#### - Note:

The Previous implementations were optimized to get the best timing.



- Table of timing summary for all encoding schemes:

	Synthesis		Implementation	
_	Setup	Hold	Setup	Hold
Gray	5.898	0.144	5.789	0.093
One Hot	5.898	0.149	5.806	0.045
Sequential	5.445	0.144	5.709	0.077

#### - Conclusion:

- One-Hot encoding has <u>largest</u> setup time slack after implementation, so this encoding scheme achieves the highest frequency.
- Sequential encoding has <u>smallest</u> setup time slack after implementation, so it is the encoding scheme that has the worst setup time slack (lowest frequency).
- But all encoding schemes don't have any timing violations.

#### - Note:


The Following Snippets are for One-Hot Encoding.

## **Set Up Debug**

#### Nets to Debug

The nets below will be debugged with ILA cores. To add nets click "Find Nets to Add". You can also select nets in the Netlist or other windows, then drag them to the list or click "Add Selected Nets".






## **Netlist**

```
timescale 1 ps / 1 ps
    (clk,
sl_iport0_o,
sl_oport0_i);
   output [0:36]sl_iport0_o;
    (clk,
probe0,
     SL_IPORT_I,
     SL_OPORT_O,
     probe1,
     probe2,
     probe4);
   input [0:0]probe0;
   input [0:36]SL_IPORT_I;
  output [0:16]SL_OPORT_0;
input [0:0]probe1;
input [0:0]probe2;
  input [0:0]probe3;
input [0:0]probe4;
module RAM
    (tx valid,
     `MISO_reg,
     MISO_reg_0,
     CLK,
rst_n_IBUF,
```

### **Bitstream Generation**



```
SPI_Wrapper.bit
     0009 0ff0 0ff0 0ff0 0ff0 0000 0161 003b
     5350 495f 5772 6170 7065 723b 434f 4d50
     5245 5353 3d54 5255 453b 5573 6572 4944
     3d30 5846 4646 4646 4646 463b 5665 7273
     696f 6e3d 3230 3138 2e32 0062 000d 3761
     3335 7469 6370 6732 3336 0063 000b 3230
     3234 2f30 382f 3035 0064 0009 3233 3a31
     373a 3532 0065 0003 733c ffff ffff ffff
     ffff ffff ffff ffff ffff ffff ffff
     ffff ffff ffff ffff 0000 00bb 1122
10
11
     0044 ffff ffff ffff aa99 5566 2000
12
     0000 3003 e001 0000 026b 3000 8001 0000
13
     0012 2000 0000 3002 2001 0000 0000 3002
     0001 0000 0000 3000 8001 0000 0000 2000
14
15
    0000 3000 8001 0000 0007 2000 0000 2000
     0000 3002 6001 0000 0000 3001 2001 0242
17
     3fe5 3001 c001 0000 0000 3001 8001 0362
     d093 3000 8001 0000 0009 2000 0000 3000
19
     c001 0000 0401 3000 a001 0000 0501 3000
20
     c001 0000 1000 3003 0001 0000 1000 2000
21
     0000 2000 0000 2000 0000 2000 0000 2000
     0000 2000 0000 2000 0000 2000 0000 3000
23
     2001 0000 0000 3000 8001 0000 0001 2000
24
     0000 3000 4065 0000 0000 0000 0000 0000
25
     0000 0000 0000 0000 0000 0000 0000
26
     0000 0000 0000 0000 0000 0000 0000
```


#### - Note:

 After adding the debug core (before adding it there wasn't any critical warnings) using the following connections, the implementation was having critical warnings (timing violations).

Create a constraint file where the rst\_n , SS\_n & MOSI are connected to 3 switches, and the MISO to a led.



After connecting "rst\_n" to a button, the problem was solved.



But honestly, I am not sure if the push-buttons can be used as an active low input or not ?!!

#### - Note:


The following results are after connecting "rst\_n" to a button.

## **Implementation (After Adding Debug Core)**


- Messages tab after running implementation.
- As shown in the snippet → No Critical Warnings or Errors.



Schematic after running synthesis (with debug core).



Utilization after implementation (with debug core).



- FPGA Device (with debug core).

