Spartan6 - DSP48A1

Ву

Youssef Mohamed Shaban

Contents

| Reg & Mux Pair Code | 2 |
|-------------------------|----|
| RTL Code | 3 |
| TESTBENCH CODE | 4 |
| DO FILE | 11 |
| RESULT OF THE TESTBENCH | 12 |
| CONSTRAINT FILE | 18 |
| ELABORATION | 19 |
| Synthesis | 20 |
| IMPLEMENTATION | 23 |

Reg & Mux Pair Code

```
F reg_mux_pair.v
     module REG_MUX (IN, CLK, RST, EN, OUT);
     parameter STAGE = 1;
     parameter WIDTH = 18;
     parameter RSTTYPE = "SYNC"; //ASYNC
   input CLK, RST, EN;
 8 input [WIDTH - 1 : 0] IN;
     output reg [WIDTH - 1: 0] OUT;
         if (STAGE == 1 && RSTTYPE == "ASYNC") begin
             always @(posedge CLK or posedge RST) begin
                 if (RST)
                     OUT <= 0;
                 else if (EN)
                     OUT <= IN;
             end
         else if (STAGE == 1 && RSTTYPE == "SYNC") begin
             always @(posedge CLK) begin
                 if (RST)
                     OUT <= 0;
                 else if (EN)
                     OUT <= IN;
             end
         else if (~STAGE) begin
             always @(*) begin
                 OUT = IN;
             end
     endgenerate
     endmodule
```

RTL Code

```
■ DSPv
            module DSP_48A1 (A,B,C,D,CLK,CARRYIN,RSTCARRYIN,RSTOPMODE,RSTA,RSTB,RSTC,RSTD,RSTM,RSTP,
                                             CEA, CEB, CEM, CEP, CEC, CED, CECARRYIN, CEOPMODE, PCIN, OPMODE, BCIN,
                                              BCOUT, PCOUT, P, M, CARRYOUT, CARRYOUTF);
           parameter A0REG = 0;
          parameter B0REG = 0;
          parameter B1REG = 1;
          parameter CREG = 1;
           parameter MREG = 1;
           parameter PREG = 1;
        parameter CARRYINREG = 1;
           parameter CARRYOUTREG = 1;
          parameter OPMODEREG = 1;
           parameter CARRYINSEL = "OPMODE5"; //CARRYIN
           parameter B_INPUT = "DIRECT"; //CASCADE
           parameter RSTTYPE = "SYNC"; //ASYNC
           input CLK, CARRYIN;
           input RSTCARRYIN, RSTOPMODE, RSTA, RSTB, RSTC, RSTD, RSTM, RSTP;
           input CEA, CEB, CEM, CEP, CEC, CED, CECARRYIN, CEOPMODE;
           input [17:0] A, B, D;
          input [47:0] C, PCIN;
           input [7:0] OPMODE;
           input [17:0] BCIN;
           output CARRYOUT , CARRYOUTF;
           output [17:0] BCOUT;
           output [35:0] M;
           wire [7:0] opmode_r;
           wire [17:0] a0_out , b0_out , d_out , b_in , pre_adder_out , bypass_b;
           REG_MUX #(.STAGE(OPMODEREG) , .WIDTH(8) , .RSTTYPE(RSTTYPE)) OPMODE_REG (OPMODE , CLK , RSTOPMODE , CEOPMODE , opmode_r);
            \begin{tabular}{ll} REG\_MUX \#(.STAGE(AØREG) \ , \ .WIDTH(18) \ , \ .RSTTYPE(RSTTYPE)) \ A@\_REG \ (A \ , CLK \ , RSTA \ , CEA \ , a@\_out); \\ \end{tabular} 
            \begin{tabular}{ll} REG\_MUX \# (.STAGE(BOREG) \end{tabular} \begin{tabular}{ll} RSTTYPE(RSTTYPE)) & BO\_REG \end{tabular} \begin{tabular}{ll} BO\_REG \end{tabular} \begin{tabular}{ll} (b\_in \end{tabular} \end{tabular} \begin{tabular}{ll} CLK \end{tabular} \end{tabular} \begin{tabular}{ll} RSTTYPE(RSTTYPE)) & BO\_REG \end{tabular} \begin{tabular}{ll} (b\_in \end{tabular} \end{tabular} \begin{tabular}{ll} RSTB \end{tabular} \begin{tabular}{ll} RST
           \label{eq:red_mux} \texttt{REG\_MUX} \ \texttt{\#(.STAGE(CREG)} \ \texttt{, .WIDTH(48)} \ \texttt{, .RSTTYPE}(RSTTYPE)) \ \texttt{C\_REG} \ \texttt{(C} \ \texttt{, CLK} \ \texttt{, RSTC} \ \texttt{, CEC} \ \texttt{, c\_out});
           REG_MUX #(.STAGE(DREG) , .WIDTH(18) , .RSTTYPE(RSTTYPE)) D_REG (D , CLK , RSTD , CED , d_out);
           assign b_in = (B_INPUT == "DIRECT")? B : (B_INPUT == "CASCADE")? BCIN : 18'b0;
           assign pre_adder_out = (opmode_r[6])? (d_out - b0_out) : (d_out + b0_out);
           assign bypass_b = (opmode_r[4])? pre_adder_out : b0_out;
            wire [17:0] a1_out , b1_out;
           wire [35:0] multiplier_out , m_out;
           reg [47:0] x_out , z_out;
          REG_MUX #(.STAGE(A1REG) , .WIDTH(18) , .RSTTYPE(RSTTYPE)) A1_REG (a0_out , CLK , RSTA , CEA , a1_out);
           REG_MUX #(.STAGE(B1REG) , .WIDTH(18) , .RSTTYPE(RSTTYPE)) B1_REG (bypass_b , CLK , RSTB , CEB , b1_out);
REG_MUX #(.STAGE(MREG) , .WIDTH(36) , .RSTTYPE(RSTTYPE)) M_REG (multiplier_out , CLK , RSTM , CEM , m_out);
           assign multiplier_out = a1_out * b1_out;
```

```
always @(*) begin
    case (opmode_r[1:0])
       0 : x out = 0;
        3 : x_out = {d_out[11:0] , a1_out , b1_out};
    case (opmode_r[3:2])
 wire carry_cascade_out , COUT , CIN;
 wire [47:0] post_adder_out;
 REG_MUX #(.STAGE(PREG) , .WIDTH(48) , .RSTTYPE(RSTTYPE)) P_REG (post_adder_out , CLK , RSTP , CEP , P);
 REG_MUX #(.STAGE(CARRYINREG), .WIDTH(1), .RSTTYPE(RSTTYPE)) CYI_REG (carry_cascade_out, CLK, RSTCARRYIN, CECARRYIN, CIN);
 REG_MUX #(.STAGE(CARRYOUTREG) , .WIDTH(1) , .RSTTYPE(RSTTYPE)) CYO_REG (COUT , CLK , RSTCARRYIN , CECARRYIN , CARRYOUT);
assign carry_cascade_out = (CARRYINSEL == "OPMODE5")? opmode_r[5] : (B_INPUT == "CARRYIN")? CARRYIN : 1'b0;
 assign {COUT , post_adder_out} = (opmode_r[7])? (z_out - (x_out + CIN)) : (z_out + x_out + CIN);
assign CARRYOUTF = CARRYOUT;
 assign PCOUT = P;
 assign BCOUT = b1_out;
 assign M = ~(~m_out); //buf( M , m_out);
```

Testbench Code

- This test bench is:
 - A mix between directed and randomized test benches
 - Self-checking test bench

Note:

The explanation of the testbench code and the reasons for each input pattern in each test case is in the "**Result of the Testbench**" section (Page 12)

```
//------ DSP Testbench -----//
module TB_DSP ();

parameter A0REG = 1;//
parameter A1REG = 1;
parameter B0REG = 1;//
parameter B1REG = 1;
```

```
parameter CREG = 1;
parameter DREG = 1;
parameter MREG = 1;
parameter PREG = 1;
parameter CARRYINREG = 1;
parameter CARRYOUTREG = 1;
parameter OPMODEREG = 1;
parameter CARRYINSEL = "OPMODE5"; //CARRYIN
parameter B_INPUT = "DIRECT"; //CASCADE
parameter RSTTYPE = "SYNC"; //ASYNC
reg clk, CARRYIN;
reg RSTCARRYIN, RSTOPMODE, RSTA, RSTB, RSTC, RSTD, RSTM, RSTP;
reg CEA, CEB, CEM, CEP, CEC, CED, CECARRYIN, CEOPMODE;
reg [17:0] A, B, D, PRE_EXP;
reg [47:0] C, PCIN;
reg [7:0] OPMODE;
reg [17:0] BCIN;
wire CARRYOUT , CARRYOUTF;
wire [17:0] BCOUT;
wire [35:0] M;
wire [47:0] PCOUT , P;
reg [47:0] EXPECTED;
DSP48A1
#(A0REG,A1REG,B0REG,B1REG,CREG,DREG,MREG,PREG,CARRYINREG,CARRYOUTREG,OPMODEREG,CA
RRYINSEL,B_INPUT,RSTTYPE)
(A,B,C,D,clk,CARRYIN,RSTCARRYIN,RSTOPMODE,RSTA,RSTB,RSTC,RSTD,RSTM,RSTP,
           CEA, CEB, CEM, CEP, CEC, CED, CECARRYIN, CEOPMODE, PCIN, OPMODE,
BCIN,
           BCOUT, PCOUT, P, M, CARRYOUT, CARRYOUTF);
initial begin
   clk = 0;
   forever
       #10 clk = \simclk;
initial begin
                                        $display("\n-----
   -----\n");
```

```
RSTOPMODE= 1; RSTA= 1; RSTB= 1; RSTC= 1; RSTD= 1; RSTM= 1; RSTP= 1; RSTM= 1;
RSTCARRYIN= 1;
   repeat (10) begin
       CEA=$random; CEB=$random; CEM=$random;
       CEP=$random; CEC=$random; CED=$random;
       CECARRYIN=$random; CEOPMODE=$random; CARRYIN=$random;
       OPMODE=$random; PCIN=$random; BCIN=$random;
       A=$random; B=$random; C=$random; D=$random;
       EXPECTED = 0;
       @(negedge clk);
       if (P != EXPECTED) begin
          $display("ERROR!! Incorrect Output :(");
          $stop;
       end
              -----enable-----
   $display("\n----> Testing Enable <----
               -----\n");
   RSTOPMODE= 0; RSTA= 0; RSTB= 0; RSTC= 0; RSTD= 0; RSTM= 0; RSTP= 0; RSTM= 0;
RSTCARRYIN= 0;
   CEA= 0; CEB= 0; CEM= 0; CEP= 0; CEC= 0; CED= 0; CECARRYIN= 0; CEOPMODE= 0;
   repeat (10) begin
       CARRYIN=$random;
       OPMODE=$random; PCIN=$random; BCIN=$random;
       A=$random; B=5; C=$random; D=$random;
       EXPECTED = 0;
       @(negedge clk);
       if (P != EXPECTED) begin
          $display("ERROR!! Incorrect Output :(");
          $stop;
    $display("\n----> Testing bypass B <-</pre>
```

```
CEA= 1; CEB= 1; CEM= 1; CEP= 1; CEC= 1; CED= 1; CECARRYIN= 1; CEOPMODE= 1;
// OPMODE = 8'b 7 6 5 4 32 10;
   OPMODE = 8'b 0_0_0_0_11_01;
   A = 1; C = 0;
   repeat (10) begin
      B = $urandom_range(0,15);
      PCIN=$random; BCIN=$random; D=$random;
      EXPECTED = B;
      repeat (4) @(negedge clk);
      if (P != EXPECTED) begin
          $display("ERROR!! Incorrect Output :(");
          $stop;
   end
 //-----operation------
   $display("\n----> Testing arithmetic
operations <-----\n");
   RSTOPMODE= 1; RSTA= 1; RSTB= 1; RSTC= 1; RSTD= 1; RSTM= 1; RSTP= 1; RSTM= 1;
RSTCARRYIN= 1;
   repeat (4) @(negedge clk);
   RSTOPMODE= 0; RSTA= 0; RSTB= 0; RSTC= 0; RSTD= 0; RSTM= 0; RSTP= 0; RSTM= 0;
RSTCARRYIN= 0;
   OPMODE[4:0] = 5'b 1_11_01;
   repeat (100) begin
      D = $urandom_range(7);
      B = $urandom_range(7);
      A = \sup(7);
      C = $urandom_range(7);
      OPMODE[7:5] = \$random;
```

```
case (OPMODE[7:6])
           2'b00 : begin PRE_EXP = D+B; EXPECTED = C + (A*PRE_EXP + OPMODE[5]);
end
           2'b01 : begin PRE_EXP = D-B; EXPECTED = C + (A*PRE_EXP + OPMODE[5]);
end
           2'b10 : begin PRE EXP = D+B; EXPECTED = C - (A*PRE EXP + OPMODE[5]);
           2'b11 : begin PRE_EXP = D-B; EXPECTED = C - (A*PRE_EXP + OPMODE[5]);
       endcase
       repeat (4) @(negedge clk);
       if (P != EXPECTED) begin
           $display("ERROR!! Incorrect Output :(");
       end
   end
                            ----accumlator x -----
   $display("\n-----> Testing Accumlator
through X <-----\n");
   RSTOPMODE= 1; RSTA= 1; RSTB= 1; RSTC= 1; RSTD= 1; RSTM= 1; RSTP= 1; RSTM= 1;
RSTCARRYIN= 1;
   @(negedge clk);
   RSTOPMODE= 0; RSTA= 0; RSTB= 0; RSTC= 0; RSTD= 0; RSTM= 0; RSTP= 0; RSTM= 0;
RSTCARRYIN= 0;
   OPMODE = 8'b 0_0_0_0_11_10;
   C = 2;
   EXPECTED = 2;
   repeat (2) @(negedge clk);
   repeat (100) begin
       D = $random;
       B = $random;
       A = \$random;
       EXPECTED = EXPECTED + 2;
       @(negedge clk);
```

```
if (P != EXPECTED) begin
          $display("ERROR!! Incorrect Output :(");
         $stop;
              -----accumlator z-----
   $display("\n----> Testing Accumlator
through Z <-----\n");
   RSTOPMODE= 1; RSTA= 1; RSTB= 1; RSTC= 1; RSTD= 1; RSTM= 1; RSTP= 1; RSTM= 1;
RSTCARRYIN= 1;
   @(negedge clk);
   RSTOPMODE= 0; RSTA= 0; RSTB= 0; RSTC= 0; RSTD= 0; RSTM= 0; RSTP= 0; RSTM= 0;
RSTCARRYIN= 0;
   OPMODE = 8'b 0_0_0_0_10_01;
   B = 2;
   A = 1;
   EXPECTED = 2;
   repeat (4) @(negedge clk);
   repeat (100) begin
      D = $random;
      C = $random;
      EXPECTED = EXPECTED + 2;
      @(negedge clk);
      if (P != EXPECTED) begin
          $display("ERROR!! Incorrect Output :(");
         $stop;
      end
   $display("\n----> Testing Placing all
zeros <-----\n");
   OPMODE[7:0] = 8'b 0 0 0 0 00 00;
   repeat (10) begin
      D = $random;
      B = $random;
```


```
A = $random;
       C = $random;
       EXPECTED = 0;
       repeat (2) @(negedge clk);
       if (P != EXPECTED) begin
          $display("ERROR!! Incorrect Output :(");
          $stop;
              ------
   $display("\n----> Testing
Concatenation & PCIN <-----\n");</pre>
   OPMODE[7:0] = 8'b 0 0 0 0 01 11;
   repeat (100) begin
       PCIN = $random;
       D = $random;
       B = $random;
       A = $random;
       C = $random;
       EXPECTED = PCIN + \{D[11:0], A, B\};
       repeat (4) @(negedge clk);
       if (P != EXPECTED) begin
          $display("ERROR!! Incorrect Output :(");
          $stop;
       end
   //If the simulation reached this line then no errors were found
   $display("\n---> NO ERRORS, All Outputs are Correct :) <---\n");</pre>
   $stop;
end
initial begin
   $monitor("CLK= %b ,D= %d ,B= %d ,A= %d ,C= %d ,OPMODE= %b_%b_%b ,BCOUT= %d
M= %d ,CARRYOUT= %b ,P= %d ,EXPECTED = %d",
          clk , D, B, A, C, OPMODE[7:6], OPMODE[5], OPMODE[4:0], BCOUT, M,
CARRYOUT, P, EXPECTED);
end
endmodule
```


DO File

```
.main clear
                                                                add wave -radix decimal -color red -position insertpoint \
vlib work
                                                                sim:/TB DSP/EXPECTED
vlog DSP.v TB_DSP.v reg_mux_pair.v
                                                               add wave -radix decimal -color cyan -position insertpoint \
                                                                sim:/TB_DSP/P \
vsim -voptargs=+acc work.TB_DSP
                                                               sim:/TB_DSP/CARRYOUT \
                                                                sim:/TB_DSP/CARRYOUTF \
                                                               sim:/TB_DSP/BCOUT \
#add wave *
                                                                sim:/TB_DSP/M \
add wave -radix decimal -position insertpoint \
                                                               sim:/TB_DSP/PCOUT
sim:/TB DSP/CARRYIN \
sim:/TB DSP/RSTCARRYIN \
                                                               add wave -radix decimal -color orange -position insertpoint \ sim:/TB_DSP/DUT/opmode_r \
sim:/TB_DSP/RSTOPMODE \
sim:/TB_DSP/RSTA \
sim:/TB_DSP/RSTB \
                                                                sim:/TB_DSP/DUT/a0_out \
sim:/TB_DSP/RSTC \
                                                               sim:/TB_DSP/DUT/b0_out \
sim:/TB_DSP/RSTD \
                                                               sim:/TB_DSP/DUT/d_out \
                                                               sim:/TB_DSP/DUT/b_in \
sim:/TB_DSP/RSTM \
sim:/TB DSP/RSTP \
                                                               sim:/TB DSP/DUT/pre adder out \
sim:/TB DSP/CEA \
                                                                sim:/TB_DSP/DUT/bypass_b \
                                                                sim:/TB_DSP/DUT/c_out \
sim:/TB DSP/CEB \
sim:/TB DSP/CEM \
                                                                sim:/TB DSP/DUT/a1 out \
sim:/TB DSP/CEP \
                                                                sim:/TB DSP/DUT/b1 out \
sim:/TB_DSP/CEC \
                                                                sim:/TB_DSP/DUT/multiplier_out \
sim:/TB_DSP/CED \
                                                                sim:/TB_DSP/DUT/m_out \
sim:/TB_DSP/CECARRYIN \
sim:/TB_DSP/CEOPMODE \
                                                                sim:/TB_DSP/DUT/z_out \
sim:/TB_DSP/PCIN \
                                                               sim:/TB_DSP/DUT/carry_cascade_out \
sim:/TB DSP/BCIN \
                                                                sim:/TB DSP/DUT/COUT \
sim:/TB DSP/OPMODE \
                                                               sim:/TB DSP/DUT/CIN \
sim:/TB_DSP/C \
                                                                sim:/TB_DSP/DUT/post_adder_out
sim:/TB DSP/B \
sim:/TB_DSP/D \
                                                                run -all
sim:/TB_DSP/A \
{sim:/TB_DSP/OPMODE[5]}
                                                                #quit -sim
add wave -color magenta -position insertpoint \
sim:/TB_DSP/clk
```

Result of the Testbench

Testing <u>reset</u> and <u>enable</u> signals of all registers







Testing <u>bypassing the pre-adder</u>, by forcing A = 1 & C = 0, so the output "P" will take the value of "B" after 4 clock cycle (# Pipeline Stages)

Note:


The orange signal are the internal signals of the DUT






Testing <u>arithmetic operations</u>, by randomizing A,B,C,D and OPMODE[7:5], Then compare the output "P" with Expected value calculated by the following golden model

```
case (OPMODE[7:6])
  2'b00 : begin PRE_EXP = D+B; EXPECTED = C + (A*PRE_EXP + OPMODE[5]); end
  2'b01 : begin PRE_EXP = D-B; EXPECTED = C + (A*PRE_EXP + OPMODE[5]); end
  2'b10 : begin PRE_EXP = D+B; EXPECTED = C - (A*PRE_EXP + OPMODE[5]); end
  2'b11 : begin PRE_EXP = D-B; EXPECTED = C - (A*PRE_EXP + OPMODE[5]); end
endcase
```




Testing accumulator through Mux "X", the resetting to force all FF's output to be zero, then forcing C = 2 to make P = 2 after 2 cycles then P will be increased by 2 every 1 clock cycle




```
CLM-0, D= 2, B= 6, A= 3, C= 5, OPMODE= 10_0 1101, BCOUT= 8, M= 24, CARRYOUT= 1, P= 281474976710637, EXPECTED = 281474976710637, CLM-0, D= 2, B= 6, A= 3, C= 5, OPMODE= 10_0 1101, BCOUT= 0, M= 0, CARRYOUT= 0, P= 0, EXPECTED = 281474976710637, CLM-0, D= 2, B= 6, A= 3, C= 2, OPMODE= 00_0 0110, BCOUT= 0, M= 0, CARRYOUT= 0, P= 0, EXPECTED = 281474976710637, CLM-0, D= 2, B= 6, A= 3, C= 2, OPMODE= 00_0 0110, BCOUT= 0, M= 0, CARRYOUT= 0, P= 0, EXPECTED = 2 CLM-0, D= 2, B= 6, A= 3, C= 2, OPMODE= 00_0 0110, BCOUT= 0, M= 0, CARRYOUT= 0, P= 0, EXPECTED = 2 CLM-0, D= 2, B= 6, A= 3, C= 2, OPMODE= 00_0 0110, BCOUT= 6, M= 0, CARRYOUT= 0, P= 0, EXPECTED = 2 CLM-0, D= 14013, B= 61453, A= 38243, C= 2, OPMODE= 00_0 0110, BCOUT= 6, M= 0, CARRYOUT= 0, P= 2, EXPECTED = 2 CLM-0, D= 14013, B= 61453, A= 38243, C= 2, OPMODE= 00_0 0110, BCOUT= 6, M= 0, CARRYOUT= 0, P= 2, EXPECTED = 2 CLM-0, D= 14013, B= 61453, A= 38243, C= 2, OPMODE= 00_0 0110, BCOUT= 6, M= 0, CARRYOUT= 0, P= 4, EXPECTED = 4 CLM-0, D= 14013, B= 61453, A= 38243, C= 2, OPMODE= 00_0 0110, BCOUT= 6, M= 12, CARRYOUT= 0, P= 4, EXPECTED = 4 CLM-0, D= 17017, B= 252574, A= 25853, C= 2, OPMODE= 00_0 0110, BCOUT= 6, M= 12, CARRYOUT= 0, P= 4, EXPECTED = 4 CLM-0, D= 17017, B= 252574, A= 25853, C= 2, OPMODE= 00_0 0110, BCOUT= 6, M= 12, CARRYOUT= 0, P= 4, EXPECTED = 6 CLM-0, D= 53883, B= 16655, A= 236035, C= 2, OPMODE= 00_0 0110, BCOUT= 6, M= 12, CARRYOUT= 0, P= 6, EXPECTED = 6 CLM-0, D= 53883, B= 166655, A= 236035, C= 2, OPMODE= 00_0 0110, BCOUT= 6, M= 12, CARRYOUT= 0, P= 6, EXPECTED = 8 CLM-0, D= 76259, B= 14253, A= 13329, C= 2, OPMODE= 00_0 0110, BCOUT= 6, M= 12, CARRYOUT= 0, P= 6, EXPECTED = 8 CLM-0, D= 76259, B= 14253, A= 13329, C= 2, OPMODE= 00_0 0110, BCOUT= 16055, M= 539795622, CARRYOUT= 0, P= 8, EXPECTED = 10 CLM-0, D= 6, EXPECTED = 10 CLM-0, D= 12, EXPECTED = 10 CLM-0, D= 12, EXPECTED = 12, EXPECTED =
```


Testing accumulator through Mux "Z", the resetting to force all FF's output to be zero, then bypassing B = 2, then mutilpy it by A = 1 to make P = 2 after 4 cycles then P will be increased by 2 every 1 clock cycle



```
| CLK-0 | D= 166710 | D= 131890 | A= 266969 | C= | 2 | OPMODE- 00 0 01110 | DCOUT- | 0 | M= | 0 | CARRYOUT- 0 | P= | 202 | EXPECTED = | 202 | CLK-1 | D= 166710 | D= 131890 | A= 266969 | C= | 2 | OPMODE- 00 0 01110 | DCOUT- | 0 | M= | 0 | CARRYOUT- 0 | P= | 0 | EXPECTED = | 202 | CLK-0 | D= 166710 | D= 2 | A= | 1 | C= | 2 | OPMODE- 00 0 0 0110 | DCOUT- | 0 | M= | 0 | CARRYOUT- 0 | P= | 0 | EXPECTED = | 202 | CLK-0 | D= 166710 | D= 2 | A= | 1 | C= | 2 | OPMODE- 00 0 0 0110 | DCOUT- | 0 | M= | 0 | CARRYOUT- 0 | P= | 0 | EXPECTED = | 202 | CLK-0 | D= 166710 | D= 2 | A= | 1 | C= | 2 | OPMODE- 00 0 0 0100 | DCOUT- | 2 | M= | 0 | CARRYOUT- 0 | P= | 0 | EXPECTED = | 2 | CLK-0 | D= 166710 | D= 2 | A= | 1 | C= | 2 | OPMODE- 00 0 0 0100 | DCOUT- | 2 | M= | 0 | CARRYOUT- 0 | P= | 0 | EXPECTED = | 2 | CLK-0 | D= 166710 | D= 2 | A= | 1 | C= | 2 | OPMODE- 00 0 0 0100 | DCOUT- | 2 | M= | 0 | CARRYOUT- 0 | P= | 0 | EXPECTED = | 2 | CLK-0 | D= 166710 | D= 2 | A= | 1 | C= | 2 | OPMODE- 00 0 0 0100 | DCOUT- | 2 | M= | 0 | CARRYOUT- 0 | P= | 0 | EXPECTED = | 2 | CLK-0 | D= 166710 | D= 2 | A= | 1 | C= | 2 | OPMODE- 00 0 0 0100 | DCOUT- | 2 | M= | 2 | CARRYOUT- 0 | P= | 0 | EXPECTED = | 2 | CLK-0 | D= 166710 | D= 2 | A= | 1 | C= | 2 | OPMODE- 00 0 0 0100 | DCOUT- | 2 | M= | 2 | CARRYOUT- 0 | P= | 0 | EXPECTED = | 2 | CLK-0 | D= 166710 | D= 2 | A= | 1 | C= | 2 | OPMODE- 00 0 0 0100 | DCOUT- | 2 | M= | 2 | CARRYOUT- 0 | P= | 0 | EXPECTED = | 2 | CLK-0 | D= 166710 | D= 2 | A= | 1 | C= | 2 | OPMODE- 00 0 0 0100 | DCOUT- | 2 | M= | 2 | CARRYOUT- 0 | P= | 0 | EXPECTED = | 2 | CLK-0 | D= 166710 | D= 2 | A= | 1 | C= | 2 | OPMODE- 00 0 0 0100 | DCOUT- | 2 | M= | 2 | CARRYOUT- 0 | P= | 0 | EXPECTED = | 2 | CLK-0 | D= 166710 | D= 2 | A= | 1 | C= | 2 | OPMODE- 00 0 0 0100 | DCOUT- | 2 | M= | 2 | CARRYOUT- 0 | P= | 0 | EXPECTED = | 2 | CLK-0 | D= 166710 | D= 2 | A= | 1 | C= | 2 | CLK-0 | D= 166710 | DE 2 | A= | 1 | C= | 2 | CLK-0 | D= 166710 | DE 2 | A= | 2 | A= | 1 | C= | 2 | CLK-0 | D= 166710 | DE 2 | A= | 2 | A= | 1 | C= | 2 | CLK-0 | D= 16671
```

Testing Placing all zeros in the two Muxs (Mux X & Mux Z)





 Testing Concatenation & PCIN, the (<u>correct concatenated output+ PCIN</u>) will be available after <u>3 clock cycle</u> after forcing the inputs (**A,B,C,D** and **OPMODE**)

- Note:

There is no relation between concatenation & PCIN, I just have tested them together as they are simple cases. However, PCIN can be used with the other functionalities.



Constraint File

```
Constraints_basys3.xdc x


## Clock signal

set_property -dict { PACKAGE_PIN W5 IOSTANDARD LVCMOS33 } [get_ports CLK]


create_clock -add -name sys_clk_pin -period 10.00 -waveform {0 5} [get_ports CLK]
```

Elaboration

- Messages tab after elaboration.
- As shown in the snippet → No critical warnings or errors.



Schematic after elaboration.




Synthesis


- Messages tab after running synthesis.
- As shown in the snippet → No critical warnings or errors.




Utilization after running synthesis.




- Timing Summary after running synthesis.
- As shown in the snippet:
 - Both setup time & hold time slacks are positive.
 - Which means that there no timing violations.



Schematic after running synthesis.



- Schematic after running synthesis (Zoomed Out).




Implementation


- Messages tab after running implementation.
- As shown in the snippet → No critical warnings or errors.



Utilization after implementation.



- Timing Summary after implementation.
- As shown in the snippet:
 - Both setup time & hold time slacks are positive.
 - Which means that there no timing violations.



Device snippet.

