







Project definition

 Serial Peripheral Interface, is a synchronous serial communication protocol used for short-distance, high-speed data transfer between microcontrollers and peripheral devices

 It's known for its simplicity and fullduplex capability, allowing simultaneous data transmission and reception






System Architecture

- This is the architecture for SPI_WRAPPER, which combines both the SPI_SLAVE and single port RAM.
- This allows the Master to send data to the Slave, and the Slave stores it in the RAM.
- Conversely, when the Slave sends data to the Master, it fetch the data from the memory location sent by the Master and sends it to the Master.





Flow


- Master activates the slave by sending '0' to the SS_n (slave select) signal to enable the slave and mark the start of the communication.
- 2) Master sends a 10-bit word, serially, through the MOSI line. The most significant 2 bits are the command bits and then 8 bits data. Then the 10 bits data are sent in parallel in the rx_data[9:0] and rx_valid is enabled to inform the RAM to accept din[9:0] as an input.
- The RAM checks the command bits, din[9:8], to select the operation that will be done according to the following table

 Port din[9:8] Command Description

1011	աալշ.օյ	Command	Description
din	00	Write address	Hold din[7:0] internally as write address
	01	Write data	Write din[7:0] in the memory with write address held previously
	10	Read Address	Hold din[7:0] internally as read address
	11	Read data	Read the memory with read address held previously, tx valid should be HIGH, dout holds the word read from the memory, ignore din[7:0]

Now according to the command, it will define whether it's a read or write operation.

XX



RTL

SPI SLAVE

- Main module responsible for communication between Master and Slave
- Determines the state of operation (FSM)

```
1 module spi_slave(
      input MOSI,
      input tx valid,
      input [7:0] tx_data,
      input ss_n,
      input rst_n, clk,
      output reg MISO,
      output reg rx_valid,
      output reg [9:0] rx_data
12 // fsm using gray encoding
13 Localparam [3:0] IDLE
                            = 3'b000,
                   CHK\_CMD = 3'b001,
                   WRITE
                           = 3'b011,
                   READ ADD = 3'b010,
                   READ_DATA = 3'b110;
19 reg [3:0] ps, ns;
20 reg read_data;
21 reg [3:0] write_cnt, read_cnt;
```

```
× × ×
```

```
1 // rx_valid logic
2 always @(*) begin
3 if ((ps == WRITE // ps == READ_ADD // ps == READ_DATA) && write_cnt >= 10)
4 rx_valid = 1;
5 else
6 rx_valid = 0;
7 end
8
9 endmodule
```




- Main module responsible for communication between Master and Slave
- Determines the state of operation (FSM)

```
1 // rx_valid logic
2 always @(*) begin
3    if ((ps == WRITE |/ ps == READ_ADD |/ ps == READ_DATA) && write_cnt >= 10)
4         rx_valid = 1;
5    else
6         rx_valid = 0;
7 end
8
9 endmodule
```

SPI_SLAVE










Write Address



Wrote 0x7F (0111_1111) from MOSI line in the write address


× × ×

Write Data

```
1 // Write Data Test Case
2 #10
3 SS_n = 0; // start comm
4 #10
5 MOSI = 0; // WRITE state
6 #10
7 MOSI = 0;
8 #10
9 MOSI = 1; // 01 cmd
10 #10
11 for(i = 0;i < 7;i = i + 1) begin
12 MOSI = $random % 2;
13 #10;
14 end
15 #10
16 SS_n = 1; // stop comm
```

X X

X X




Wrote 0x6C on ram[127, 7f]

Read Address

```
1 // Read Address Test Case
2 #10
3 SS_n = 0; // start comm
4 #10
5 MOSI = 1; // READ state
6 #10
7 MOSI = 1;
8 #10
9 MOSI = 0; // 10 cmd
10 #10
11 for(i = 0;i < 7;i = i + 1) begin
12 MOSI = $random % 2;
13 #10;
14 end
15 #10
16 SS_n = 1; // stop comm
17
```


XX

X X



1 // Read Data Test Case 2 #10 3 SS_n = 0; // start comm 4 #10 5 MOSI = 1; // READ state 6 #10 7 MOSI = 1; 8 #10 9 MOSI = 1; // 11 cmd 10 for(i = 0;i < 7;i = i + 1) begin 11 MOSI = \$random % 2; 12 #10; 13 end 14 15 #100 16 SS_n = 1; 17 18 #20 19 \$stop; 20 end 21 22 endmodule

Read Data



Read 0xd2 from ram[172,ac] and output it serially on MISO 1101 0010