



# SPI Communication Protocol



# TIMELINE

01


Project definition

02

Architecture  
and Logic flow

03

Results






01

# Project definition

# Project definition

- Serial Peripheral Interface, is a synchronous serial communication protocol used for short-distance, high-speed data transfer between microcontrollers and peripheral devices
- It's known for its simplicity and full-duplex capability, allowing simultaneous data transmission and reception






02

*Architecture  
and  
logic flow*

# System Architecture

- This is the architecture for SPI\_WRAPPER, which combines both the SPI\_SLAVE and single port RAM.
- This allows the Master to send data to the Slave, and the Slave stores it in the RAM.
- Conversely, when the Slave sends data to the Master, it fetch the data from the memory location sent by the Master and sends it to the Master.

x x  
x x



# Flow

- 1) Master activates the slave by sending '0' to the SS\_n (slave select) signal to enable the slave and mark the start of the communication.
- 2) Master sends a 10-bit word, serially, through the MOSI line. The most significant 2 bits are the command bits and then 8 bits data. Then the 10 bits data are sent in parallel in the rx\_data[9:0] and rx\_valid is enabled to inform the RAM to accept din[9:0] as an input.
- 3) The RAM checks the command bits, din[9:8], to select the operation that will be done according to the following table

Port	din[9:8]	Command	Description
din	00	Write address	Hold din[7:0] internally as write address
	01	Write data	Write din[7:0] in the memory with write address held previously
	10	Read Address	Hold din[7:0] internally as read address
	11	Read data	Read the memory with read address held previously, tx valid should be HIGH, dout holds the word read from the memory, ignore din[7:0]

- 4) Now according to the command, it will define whether it's a read or write operation.

x x  
x x

# RTL

RAM

- Asynchronous RAM for storing data

```
1 module singleport_RAM #(parameter DEPTH = 256, ADDR_SIZE = 8)(
2     input clk, rst_n,
3     input [9:0] din,
4     input rx_valid,
5     output reg [7:0] dout,
6     output reg tx_valid
7 );
8
9 reg [ADDR_SIZE - 1:0] ram [0:DEPTH - 1];
10
11 reg [ADDR_SIZE - 1:0] w_addr, r_addr;
12
13
14 always @(posedge clk, negedge rst_n) begin
15     if (!rst_n) begin
16         dout <= 0;
17         tx_valid <= 0;
18         w_addr <= 0;
19         r_addr <= 0;
20     end
21     else begin
22         tx_valid <= ((din[9:8] == 2'b11) & rx_valid);
23         if (rx_valid) begin
24             case (din[9:8])
25                 2'b00: w_addr <= din[7:0];
26                 2'b01: ram[w_addr] <= din[7:0];
27                 2'b10: r_addr <= din[7:0];
28                 2'b11: dout <= ram[r_addr];
29             default: dout <= 0;
30             endcase
31         end
32     end
33 end
34
35 endmodule
```



# RTL

SPI\_SLAVE

- Main module responsible for communication between Master and Slave
- Determines the state of operation (FSM)

```
1 module spi_slave(  
2     input MOSI,  
3     input tx_valid,  
4     input [7:0] tx_data,  
5     input ss_n,  
6     input rst_n, clk,  
7     output reg MISO,  
8     output reg rx_valid,  
9     output reg [9:0] rx_data  
10 );  
11  
12 // fsm using gray encoding  
13 localparam [3:0] IDLE    = 3'b000,  
14                  CHK_CMD = 3'b001,  
15                  WRITE   = 3'b011,  
16                  READ_ADD = 3'b010,  
17                  READ_DATA = 3'b110;  
18  
19 reg [3:0] ps, ns;  
20 reg read_data;  
21 reg [3:0] write_cnt, read_cnt;
```

```
1 // state memory  
2 always @(posedge clk, negedge rst_n) begin  
3     if (!rst_n) begin  
4         ps <= IDLE;  
5         read_data <= 0;  
6         rx_data <= 0;  
7     end  
8     else  
9         ps <= ns;  
10 end  
11  
12 // transition logic  
13 always @(*) begin  
14     case (ps)  
15         IDLE: ns = (ss_n == 0)? CHK_CMD : IDLE;  
16         CHK_CMD: begin  
17             if (!ss_n)  
18                 ns = (MOSI)? ((read_data)? READ_DATA : READ_ADD) : WRITE;  
19             else  
20                 ns = IDLE;  
21         end  
22         WRITE: ns = (ss_n)? IDLE : WRITE;  
23         READ_ADD: ns = (ss_n)? IDLE : READ_ADD;  
24         READ_DATA: ns = (ss_n)? IDLE : READ_DATA;  
25         default: ns = IDLE;  
26     endcase  
27 end
```

```
1 // output logic  
2 always @(posedge clk) begin  
3     case (ps)  
4         IDLE: {write_cnt, read_cnt} = 0;  
5         WRITE: begin  
6             if (write_cnt < 10) begin  
7                 rx_data <= {rx_data[8:0], MOSI};  
8                 write_cnt <= write_cnt + 1;  
9             end  
10        end  
11        READ_ADD: begin  
12            if (write_cnt < 10) begin  
13                read_data <= 1;  
14                rx_data <= {rx_data[8:0], MOSI};  
15                write_cnt <= write_cnt + 1;  
16            end  
17        end  
18        READ_DATA: begin  
19            if (write_cnt < 10) begin  
20                rx_data <= {rx_data[8:0], MOSI};  
21                write_cnt <= write_cnt + 1;  
22            end  
23            if (tx_valid) begin  
24                MISO <= tx_data[8 - read_cnt];  
25                read_cnt <= read_cnt + 1;  
26            end  
27        end  
28        default: {write_cnt, read_cnt} = 0;  
29    endcase  
30 end
```

```
1 // rx_valid logic  
2 always @(*) begin  
3     if ((ps == WRITE // ps == READ_ADD // ps == READ_DATA) && write_cnt >= 10)  
4         rx_valid = 1;  
5     else  
6         rx_valid = 0;  
7 end  
8  
9 endmodule
```


✗ ✗  
✗ ✗

# RTL

SPI\_SLAVE

- Main module responsible for communication between Master and Slave
- Determines the state of operation (FSM)

```
1 // rx_valid logic
2 always @(*) begin
3     if ((ps == WRITE // ps == READ_ADD // ps == READ_DATA) && write_cnt >= 10)
4         rx_valid = 1;
5     else
6         rx_valid = 0;
7 end
8
9 endmodule
```



# RTL

SPI\_WRAPPER

- Combining SPI\_SLAVE and RAM

```
1 module SPI_WRAPPER(  
2     input MOSI,  
3     input ss_n,  
4     input clk,  
5     input rst_n,  
6     output MISO  
7 );  
8  
9 wire [9:0] rx_data;  
10 wire [7:0] tx_data;  
11 wire rx_valid, tx_valid;  
12  
13 spi_slave SPI (  
14     MOSI, tx_valid, tx_data, ss_n, rst_n, clk, MISO, rx_valid, rx_data  
15 );  
16  
17 singleport_RAM RAM (  
18     clk, rst_n, rx_data, rx_valid, tx_data, tx_valid  
19 );  
20  
21 endmodule
```




03

Results

# Write Address

```
1 initial begin
2   rst_n = 0; SS_n = 1; MOSI = 0;
3   $readmemh("memory.txt", uut.RAM.ram);
4   #10
5   rst_n = 1;
6   SS_n = 0; // start comm
7
8   // Write Address Test Case
9   #10
10  MOSI = 0; // WRITE state
11  #10
12  MOSI = 0;
13  #10
14  MOSI = 0; // 00 cmd
15  #10
16  for(i = 0; i < 7; i = i + 1) begin
17    MOSI = $random % 2;
18    #10;
19  end
20  #10
21  SS_n = 1; //stop comm
```



Wrote 0x7F (0111\_1111) from MOSI line in the write address

✗ ✗  
✗ ✗

# Write Data

```
1 // Write Data Test Case
2 #10
3 SS_n = 0; // start comm
4 #10
5 MOSI = 0; // WRITE state
6 #10
7 MOSI = 0;
8 #10
9 MOSI = 1; // 01 cmd
10 #10
11 for(i = 0; i < 7; i = i + 1) begin
12     MOSI = $random % 2;
13     #10;
14 end
15 #10
16 SS_n = 1; // stop comm
```




Wrote 0x6C on ram[127, 7f]

x x  
x x

# Read Address

```
1 // Read Address Test Case
2 #10
3 SS_n = 0; // start comm
4 #10
5 MOSI = 1; // READ state
6 #10
7 MOSI = 1;
8 #10
9 MOSI = 0; // 10 cmd
10 #10
11 for(i = 0; i < 7; i = i + 1) begin
12     MOSI = $random % 2;
13     #10;
14 end
15 #10
16 SS_n = 1; // stop comm
17
```




✗ ✗  
✗ ✗

# Read Data

```

1 // Read Data Test Case
2 #10
3 SS_n = 0; // start comm
4 #10
5 MOSI = 1; // READ state
6 #10
7 MOSI = 1;
8 #10
9 MOSI = 1; // 11 cmd
10 for(i = 0; i < 7; i = i + 1) begin
11     MOSI = $random % 2;
12 #10;
13 end
14
15 #100
16 SS_n = 1;
17
18 #20
19 $stop;
20 end
21
22 endmodule

```



Read 0xd2 from ram[172,ac] and output it serially on MISO 1101 0010