

IEEE - Digital Electronics

Cairo University Branch
Workshop Spring 2025

Single Cycle RV-32I Processor




Table of Contents

Main I	Modules		3
1.	ALU		
2.	Program Counter4		
3.	Instruction Memory		5
4.	Register File 6		6
5.	Data Memory 7		7
6.	Control Unit		8
	6.1.	ALU Decoder	8
	6.2.	Main Decoder	8
	6.3.	Control Unit	11
Small	Modules		12
1.	Sign Extender		12
Тор М	odule and Sim	ulations	13
1.	Top Module : RISC_V		13
2.	Simulation Re	esults	15

Main Modules

1. ALU

```
1 module ALU(
      input [31:0] SrcA,
      input [31:0] SrcB,
      input [2:0] ALUControl,
      output reg [31:0] ALUResult,
      output Zero
7 );
9 assign Zero = ~/ALUResult; // zero flag by nor reduction
10
11 always @(*) begin
12    case (ALUControl)
13
          0: ALUResult = SrcA + SrcB;
         1: ALUResult = SrcA << SrcB;
14
15
         2: ALUResult = SrcA - SrcB;
         3: ALUResult = 32'b0;
16
         4: ALUResult = SrcA ^ SrcB;
17
         5: ALUResult = SrcA >>> SrcB;
18
19
         6: ALUResult = SrcA / SrcB;
          7: ALUResult = SrcA & SrcB;
21
          default: ALUResult = 32'b0;
22
      endcase
23 end
25 endmodule
```

2. Program Counter

```
1 module ProgramCounter(
      input
                        PCsrc,
      input
                        clk,
      input
                        areset,
      input
                        load,
      input [31:0]
                        ImmExt,
     output reg [31:0] PC
8);
10 reg [31:0] PCNext = 0;
11
12 always @(*) begin
      PCNext = PCsrc? (PC + ImmExt) : (PC + 4);
13
14 end
15
16 always @(posedge clk, negedge areset) begin
      if (!areset)
17
          PC <= 32'b0;
18
19 else if (load)
          PC <= PCNext;</pre>
20
21
      else
          PC <= PC;
22
23 end
24
25 endmodule
```

3. Instruction Memory

```
1 module InstructionMemory #(parameter WIDTH = 32, DEPTH = 64)(
      input [31:0] PC,
      output reg [31:0] Instr
4);
6 reg [WIDTH - 1:0] InstrMem [0:DEPTH - 1];
8 initial begin
      $readmemh("program.txt", InstrMem);
10 end
11
12 always @(*) begin
13    Instr = InstrMem[PC[31:2]];
14 end
15
17
18 endmodule
```

4. Register File

```
1 module RegisterFile #(parameter WIDTH = 32, DEPTH = 32)(
      input clk, rst_n,
      input [4:0] A1, A2, A3,
      input [WIDTH - 1:0] WD3,
      input WE3,
      output [WIDTH - 1:0] RD1,RD2
7 );
9 reg [WIDTH - 1:0] register [0:DEPTH - 1];
11 // read asynchronously
12 assign RD1 = register[A1];
13 assign RD2 = register[A2];
14
15 integer i;
16 always @(posedge clk, negedge rst_n) begin
      if (!rst_n) begin
17
          for (i = 0; i < DEPTH; i = i + 1) begin
18
               register[i] <= {WIDTH{1'b0}};</pre>
19
           end
21
      end
      else if (WE3)
22
23
           register[A3] <= WD3;</pre>
25 end
27 endmodule
```

5. Data Memory

```
1 module DataMemory #(parameter WIDTH = 32, DEPTH = 64)(
      input [WIDTH - 1:0] A,WD,
      input clk,WE,
      output [WIDTH - 1:0] RD
5);
7 reg [WIDTH - 1:0] dataMem [0:DEPTH - 1];
9 assign RD = dataMem[A];
11
12 always @(posedge clk) begin
      if (WE)
13
          dataMem[A] <= WD;</pre>
14
15
      else
          dataMem[A] <= dataMem[A];</pre>
17 end
18
19 endmoduLe
```

6. Control Unit

6.1. ALU Decoder

```
1 module ALUDecoder(
      input [1:0] ALUOp,
      input [2:0] funct3,
      input funct7 5, OP 5,
      output reg [2:0] ALUControl
6);
8 always @(*) begin
      case (ALUOp)
          0: ALUControl = 3'b0;
11
          1: ALUControl = 3'b010;
12
         2: begin
              case (funct3)
13
                  0: begin
                      case ({OP_5,funct7_5})
                          0,1,2: ALUControl = 3'b0;
                          3: ALUControl = 3'b010;
                          default: ALUControl = 0;
                      endcase
21
                  1: ALUControl = funct3;
                  4: ALUControl = funct3;
                  5: ALUControl = funct3;
                  6: ALUControl = funct3;
                  7: ALUControl = funct3;
                  default: ALUControl = 0;
              endcase
          default: ALUControl = 0;
      endcase
31 end
33 endmoduLe
```

6.2. Main Decoder

```
indule MainDecoder(
input [6:0] Opcode,
output reg RegWrite,
output reg Allorc,
output reg Allorc,
output reg MemWrite,
output reg MemWrite,
output reg ResultSrc,
output reg ResultSrc,
output reg ResultSrc,
output reg ResultSrc,
output reg Fanch,
output reg I:0] ALUOp

in it
la always @(*) begin
case (Opcode)

7 'b000_0011: begin RegWrite = 1; ImmSrc = 2'b00; ALUSrc = 1; MemWrite = 0; ResultSrc = 1; Branch = 0; ALUOp = 2'b00 ; end
7 'b010_0011: begin RegWrite = 0; ImmSrc = 2'b01; ALUSrc = 1; MemWrite = 1; ResultSrc = 1'bx; Branch = 0; ALUOp = 2'b00 ; end
7 'b011_0011: begin RegWrite = 1; ImmSrc = 2'b02; ALUSrc = 0; MemWrite = 0; ResultSrc = 0; Branch = 0; ALUOp = 2'b10 ; end
7 'b010_0011: begin RegWrite = 0; ImmSrc = 2'b03; ALUSrc = 0; MemWrite = 0; ResultSrc = 0; Branch = 0; ALUOp = 2'b10 ; end
7 'b010_0011: begin RegWrite = 0; ImmSrc = 2'b10; ALUSrc = 0; MemWrite = 0; ResultSrc = 0; Branch = 0; ALUOp = 2'b10 ; end
0 default: begin RegWrite = 0; ImmSrc = 2'b10; ALUSrc = 0; MemWrite = 0; ResultSrc = 0; Branch = 0; ALUOp = 2'b10 ; end
endcase
lend
22
3 endmodule
```

6.3. Control Unit

```
1 module ControlUnit(
      input [6:0] OP,
      input [2:0] funct3,
      input funct7_5,
      input Zero,
      input Sign,
      output reg PCSrc,
    output ResultSrc, MemWrite,
    output [2:0] ALUControl,
10 output ALUSrc,
     output [1:0] ImmSrc,
      output RegWrite
13);
15 wire Branch;
16 wire [1:0] ALUOp;
17 wire beq, bnq, blt;
20 MainDecoder mainDecoder (
      OP, RegWrite, ImmSrc, ALUSrc, MemWrite, ResultSrc, Branch, ALUOp
22);
24 ALUDecoder aluDecoder (
      ALUOp, funct3, funct7_5, OP[5], ALUControl
26);
28 assign beq = Zero & Branch;
29 assign bnq = ~Zero & Branch;
30 assign blt = Sign & Branch;
32 always @(*) begin
33 case (funct3)
          3'b000: PCSrc = beq;
         3'b001: PCSrc = bnq;
          3'b100: PCSrc = blt;
          default: PCSrc = 0;
39 end
42 endmoduLe
```

Small Modules

1. Sign Extender

2. MUX

```
1 module mux_2to1(
2    input [31:0] In1, In2,
3    input    Sel,
4    output [31:0] Out
5 );
6
7 assign Out = Sel? In2: In1;
8
9 endmodule
```

Top Module and Simulations

1. Top Module: RISC V

```
• • •
1 module RISCV(
      input clk, rst_n
6 wire [31:0] SrcA, SrcB, Instr, ReadData, ALUresult, RD2, PC, ImmExt, Result;
7 wire [2:0] ALUcontrol;
8 wire [1:0] ImmSrc;
9 wire Zero, ALUSrc, sign , load , PCSrc, RegWrite, MemWrite, Resultsrc;
11 assign SrcB = ALUSrc? ImmExt : RD2;
12 assign Result = Resultsrc? ReadData : ALUresult;
13 assign sign = ALUresult[31];
16 ProgramCounter pc (
      PCSrc, clk, rst_n, 1'b1, ImmExt, PC
20 InstructionMemory inst_mem (
21 PC, Instr
22);
24 RegisterFile reg_file (
      clk ,rst_n,Instr[19:15], Instr[24:20], Instr[11:7], Result, RegWrite,
      SrcA, RD2
27);
29 ALU alu (
      SrcA, SrcB, ALUcontrol, ALUresult, Zero
31);
34 DataMemory data_mem (
      ALUresult, RD2, clk, MemWrite, ReadData
36);
38 ControlUnit CU (
      Instr[6:0] , Instr[14:12], Instr[30], Zero, sign, PCSrc, Resultsrc,
      MemWrite, ALUcontrol, ALUSrc, ImmSrc, RegWrite
41);
```

```
42
43 sign_extend sign_extender (
44   Instr[31:7], ImmSrc, ImmExt
45 );
46
47
48
49 endmodule
```

2. Simulation Results




Figure 1 - FIBONACCI series