

Single Cycle RV-32I Processor




Table of Contents

Main Modules	3
1. ALU	3
2. Program Counter	4
3. Instruction Memory	5
4. Register File	6
5. Data Memory	7
6. Control Unit	8
6.1. ALU Decoder	8
6.2. Main Decoder	8
6.3. Control Unit	11
Small Modules	12
1. Sign Extender	12
Top Module and Simulations	13
1. Top Module : RISC_V	13
2. Simulation Results	15

Main Modules

1. ALU

```
1 module ALU(  
2     input [31:0] SrcA,  
3     input [31:0] SrcB,  
4     input [2:0]  ALUControl,  
5     output reg [31:0] ALUResult,  
6     output      Zero  
7 );  
8  
9 assign Zero = ~|ALUResult; // zero flag by nor reduction  
10  
11 always @(*) begin  
12     case (ALUControl)  
13         0: ALUResult = SrcA + SrcB;  
14         1: ALUResult = SrcA << SrcB;  
15         2: ALUResult = SrcA - SrcB;  
16         3: ALUResult = 32'b0;  
17         4: ALUResult = SrcA ^ SrcB;  
18         5: ALUResult = SrcA >>> SrcB;  
19         6: ALUResult = SrcA / SrcB;  
20         7: ALUResult = SrcA & SrcB;  
21         default: ALUResult = 32'b0;  
22     endcase  
23 end  
24  
25 endmodule
```

2. Program Counter

```
1 module ProgramCounter(  
2     input          PCsrc,  
3     input          clk,  
4     input          areset,  
5     input          load,  
6     input [31:0]    ImmExt,  
7     output reg [31:0] PC  
8 );  
9  
10 reg [31:0] PCNext = 0;  
11  
12 always @(*) begin  
13     PCNext = PCsrc? (PC + ImmExt) : (PC + 4);  
14 end  
15  
16 always @(posedge clk, negedge areset) begin  
17     if (!areset)  
18         PC <= 32'b0;  
19     else if (load)  
20         PC <= PCNext;  
21     else  
22         PC <= PC;  
23 end  
24  
25 endmodule
```

3. Instruction Memory

```
1 module InstructionMemory #(parameter WIDTH = 32, DEPTH = 64)(
2     input [31:0] PC,
3     output reg [31:0] Instr
4 );
5
6 reg [WIDTH - 1:0] InstrMem [0:DEPTH - 1];
7
8 initial begin
9     $readmemh("program.txt", InstrMem);
10 end
11
12 always @(*) begin
13     Instr = InstrMem[PC[31:2]];
14 end
15
16
17
18 endmodule
```

4. Register File

```
1 module RegisterFile #(parameter WIDTH = 32, DEPTH = 32)(
2     input clk, rst_n,
3     input [4:0] A1, A2, A3,
4     input [WIDTH - 1:0] WD3,
5     input WE3,
6     output [WIDTH - 1:0] RD1, RD2
7 );
8
9 reg [WIDTH - 1:0] register [0:DEPTH - 1];
10
11 // read asynchronously
12 assign RD1 = register[A1];
13 assign RD2 = register[A2];
14
15 integer i;
16 always @(posedge clk, negedge rst_n) begin
17     if (!rst_n) begin
18         for (i = 0; i < DEPTH; i = i + 1) begin
19             register[i] <= {WIDTH{1'b0}};
20         end
21     end
22     else if (WE3)
23         register[A3] <= WD3;
24
25 end
26
27 endmodule
```

5. Data Memory

```
1 module DataMemory #(parameter WIDTH = 32, DEPTH = 64)(
2     input [WIDTH - 1:0] A,WD,
3     input clk,WE,
4     output [WIDTH - 1:0] RD
5 );
6
7 reg [WIDTH - 1:0] dataMem [0:DEPTH - 1];
8
9 assign RD = dataMem[A];
10
11
12 always @(posedge clk) begin
13     if (WE)
14         dataMem[A] <= WD;
15     else
16         dataMem[A] <= dataMem[A];
17 end
18
19 endmodule
```

6. Control Unit

6.1. ALU Decoder

```
1 module ALUDecoder(  
2     input [1:0] ALUOp,  
3     input [2:0] funct3,  
4     input funct7_5, OP_5,  
5     output reg [2:0] ALUControl  
6 );  
7  
8 always @(*) begin  
9     case (ALUOp)  
10        0: ALUControl = 3'b0;  
11        1: ALUControl = 3'b010;  
12        2: begin  
13            case (funct3)  
14                0: begin  
15                    case ({OP_5,funct7_5})  
16                        0,1,2: ALUControl = 3'b0;  
17                        3: ALUControl = 3'b010;  
18                        default: ALUControl = 0;  
19                    endcase  
20                end  
21                1: ALUControl = funct3;  
22                4: ALUControl = funct3;  
23                5: ALUControl = funct3;  
24                6: ALUControl = funct3;  
25                7: ALUControl = funct3;  
26                default: ALUControl = 0;  
27            endcase  
28        end  
29        default: ALUControl = 0;  
30    endcase  
31 end  
32  
33 endmodule  
34  
35  
36
```


6.2. Main Decoder

```
1 module MainDecoder(  
2     input [6:0] Opcode,  
3     output reg RegWrite,  
4     output reg [1:0] ImmSrc,  
5     output reg ALUSrc,  
6     output reg MemWrite,  
7     output reg ResultSrc,  
8     output reg Branch,  
9     output reg [1:0] ALUOp  
10 );  
11  
12 always @(*) begin  
13     case (Opcode)  
14         7'b000_0011: begin RegWrite = 1; ImmSrc = 2'b00; ALUSrc = 1; MemWrite = 0; ResultSrc = 1; Branch = 0; ALUOp = 2'b00 ;end  
15         7'b010_0011: begin RegWrite = 0; ImmSrc = 2'b01; ALUSrc = 1; MemWrite = 1; ResultSrc = 1'bx; Branch = 0; ALUOp = 2'b00 ;end  
16         7'b011_0011: begin RegWrite = 1; ImmSrc = 2'bxx; ALUSrc = 0; MemWrite = 0; ResultSrc = 0; Branch = 0; ALUOp = 2'b10 ;end  
17         7'b001_0011: begin RegWrite = 1; ImmSrc = 2'b00; ALUSrc = 1; MemWrite = 0; ResultSrc = 0; Branch = 0; ALUOp = 2'b10 ;end  
18         7'b110_0011: begin RegWrite = 0; ImmSrc = 2'b10; ALUSrc = 0; MemWrite = 0; ResultSrc = 1'bx; Branch = 1; ALUOp = 2'b01 ;end  
19         default: begin RegWrite = 0; ImmSrc = 2'b00; ALUSrc = 0; MemWrite = 0; ResultSrc = 0; Branch = 0; ALUOp = 2'b00 ;end  
20     endcase  
21 end  
22  
23 endmodule
```

6.3. Control Unit

```
1 module ControlUnit(
2     input [6:0] OP,
3     input [2:0] funct3,
4     input funct7_5,
5     input Zero,
6     input Sign,
7     output reg PCSrc,
8     output ResultSrc, MemWrite,
9     output [2:0] ALUControl,
10    output ALUSrc,
11    output [1:0] ImmSrc,
12    output RegWrite
13 );
14
15 wire Branch;
16 wire [1:0] ALUOp;
17 wire beq,bnq,blt;
18
19
20 MainDecoder mainDecoder (
21     OP, RegWrite, ImmSrc, ALUSrc, MemWrite, ResultSrc, Branch, ALUOp
22 );
23
24 ALUDecoder aluDecoder (
25     ALUOp,funct3, funct7_5, OP[5], ALUControl
26 );
27
28 assign beq = Zero & Branch;
29 assign bnq = ~Zero & Branch;
30 assign blt = Sign & Branch;
31
32 always @(*) begin
33     case (funct3)
34         3'b000: PCSrc = beq;
35         3'b001: PCSrc = bnq;
36         3'b100: PCSrc = blt;
37         default: PCSrc = 0;
38     endcase
39 end
40
41
42 endmodule
```

Small Modules

1. Sign Extender

```
1 module sign_extend(  
2     input [31:7] Instr,  
3     input [1:0] ImmSrc,  
4     output reg [31:0] ImmExt  
5 );  
6  
7 always @(*) begin  
8     case (ImmSrc)  
9         0: ImmExt = {{20{Instr[31]}}, Instr[31:20]};  
10        1: ImmExt = {{20{Instr[31]}}, Instr[31:25], Instr[11:7]};  
11        2: ImmExt = {{20{Instr[31]}}, Instr[7], Instr[30:25], Instr[11:8], 1'b0};  
12        3: ImmExt = 32'b0;  
13        default: ImmExt = 32'b0;  
14    endcase  
15 end  
16  
17 endmodule
```

2. MUX

```
1 module mux_2to1(  
2     input [31:0] In1, In2,  
3     input Sel,  
4     output [31:0] Out  
5 );  
6  
7 assign Out = Sel? In2: In1;  
8  
9 endmodule
```

Top Module and Simulations

1. Top Module : RISC_V

```
1 module RISC_V(  
2     input clk, rst_n  
3 );  
4  
5  
6 wire [31:0] SrcA, SrcB, Instr, ReadData, ALUresult, RD2, PC, ImmExt, Result;  
7 wire [2:0] ALUcontrol;  
8 wire [1:0] ImmSrc;  
9 wire Zero, ALUSrc, sign, load, PCSrc, RegWrite, MemWrite, Resultsrc;  
10  
11 assign SrcB = ALUSrc? ImmExt : RD2;  
12 assign Result = Resultsrc? ReadData : ALUresult;  
13 assign sign = ALUresult[31];  
14  
15  
16 ProgramCounter pc (  
17     PCSrc, clk, rst_n, 1'b1, ImmExt, PC  
18 );  
19  
20 InstructionMemory inst_mem (  
21     PC, Instr  
22 );  
23  
24 RegisterFile reg_file (  
25     clk, rst_n, Instr[19:15], Instr[24:20], Instr[11:7], Result, RegWrite,  
26     SrcA, RD2  
27 );  
28  
29 ALU alu (  
30     SrcA, SrcB, ALUcontrol, ALUresult, Zero  
31 );  
32  
33  
34 DataMemory data_mem (  
35     ALUresult, RD2, clk, MemWrite, ReadData  
36 );  
37  
38 ControlUnit CU (  
39     Instr[6:0], Instr[14:12], Instr[30], Zero, sign, PCSrc, Resultsrc,  
40     MemWrite, ALUcontrol, ALUSrc, ImmSrc, RegWrite  
41 );
```

```

42
43 sign_extend sign_extender (
44     Instr[31:7], ImmSrc, ImmExt
45 );
46
47
48
49 endmodule

```

2. Simulation Results




Figure 1 - FIBONACCI series