# Assignment 3 - Model Answer



#### Q1)

ALU\_tb code:

```
reg [3:0] A, B;
reg pass_A, pass_B, cin;
reg [1:0] opcode;
        wire cout;
         task Validate_output ();
  if (pass_A) begin
  if (out != A) $display("Error: Pass A operation failed, pass_A: %d, A: %d,
                else if (pass_B) begin
  if (out != B) $display("Error: Pass B operation failed, pass_B: %d, B: %d,
                 end
else begin
2'b00: if(out !== A&B) $display("Error: And operation failed, A: %d, B: %d, opcode: %d, out:%d, Time: %0t", A, B, opcode, out, $time);
2'b01: if({cout, out} !== A+B+cin) $display("Error: Addition operation failed, A: %d, B: %d, cin: %d, opcode: %d, out:%d, Time: %0t", A, B, cin, opcode, out,
2'b10: if({cout, out} !== A-B) $display("Error: Subtraction operation failed, A: %d, B: %d, opcode: %d, out:%d, Time: %Ot", A, B, opcode, out, $time);

2'b11: if( out !== ^B) $display("Error: Reduction XOR B operation failed, B: %d, opcode: %d, out:%d, Time: %Ot", B, opcode, out, $time);
$monitor("A: %d, B: %d, pass_A: %d, pass_B: %d, cin: %d, opcode: %d, out: %d,
cout: %d, Time: %0t", A, B, pass_A, pass_B, cin, opcode, out, cout, $time);
                A=0;
B=0;
                 repeat (100) begin
                         pass_A=$random;
pass_B=$random;
end
endmodule
```

Do file code:

```
vlib work
vlog ALU.v Model_Answer.v
vsim -voptargs=+acc work.ALU_tb
add wave *
run -all
#quit -sim
```

......

D\_latch code:

```
module D_latch (
    input D, enable,
    output reg Q
);
    always @(*) begin
        if (!enable)
            Q = 0;
        else
            Q = D;
    end
endmodule
```

D\_latch\_tb code:

```
module D_latch_tb;

reg D, enable;
wire Q;

D_latch dut (D, enable, Q);

task Validate_output();
    if (!enable) begin
        if (0 !== 0) $display("Error: enable is desserted, enable: %d, D: %d, Q: %d,
Time: %00t", enable, D, Q, $time);
    end
    else begin
        if (0 !== D) $display("Error: enable is asserted, enable: %d, D: %d, Q: %d,
Time: %0t", enable, D, Q, $time);
    end
    endtask

initial
    $monitor("enable: %d, D: %d, Q: %d, Time: %0t", enable, D, Q, $time);

initial begin
    enable = 0;
    D = 0;
    #10;

repeat (100) begin
    enable=$random;
    D=$random;
    #10;

Validate_output();
end
    $stop;
end
endmodule
```


Do file code:

```
vlib work
vlog D_latch.v D_latch_tb.v
vsim -voptargs=+acc work.D_latch_tb
add wave *
run -all
#quit -sim
```


#### D\_t\_ff:

```
module d_t_flipflop (
    D, rst_n, clk, Q, Qbar
);
   parameter FF_TYPE = "DFF";
   input D, rst_n, clk;
   output reg Q;
   output Qbar;
    assign Qbar = ~Q;
    always @(posedge clk or negedge rst_n) begin
       if (~rst_n)
          Q <= 1'b0;
        else begin
           if ("DFF" == FF_TYPE)
            Q <= D;
           else if (D)
              Q <= ~Q;
        end
    end
endmodule
```


### reg\_blocking:



### reg\_nonblocking:



### comb\_blocking:



## comb\_nonblocking::

