
Demapper

Induction Training

<Ahmed Thabit>

Version 1.0



This Page is left Blank Intentionally

1 Table of Contents

1	Ta	able o	f Contents	1			
2	R						
3							
4	Operation and Description						
	4.1		gital Interface				
	4	.1.1	Parameters Names	3			
	4	.1.2	Ports Names	3			
	4	.1.3	CDC Table	3			
	4.2	Fu	nctional Description	3			
	4.3	Tir	ming Diagram	3			
	4.4	Ve	erification Requirements	3			

2 Overview

3 Operation and Description

3.1 Digital Interface

3.1.1 Parameters Names

Parameter Name	Default	Description
None		

3.1.2 Ports Names

Port Name	Port Width	Port Type	Description
RxRotation	7	input	Rotation vector
RxPolarity	7	input	7-bit polarity signal
RxFlip	7	intput	7-bit flip pattern of the received C-PHY symbol to decode.
RxDataHs	16	Output	Parallel high-speed data output assembled from the decoded symbols.
RxInvalidCodeHS	1	Output	Flag indicating whether the RxFlip pattern was invalid (1 = invalid).

3.2 Functional Description

The demapper module implements the demapping logic for a C-PHY receiver. It takes in a 7-bit RxFlip input, along with corresponding polarity (RxPolarity) and rotation (RxRotation) values. The module then decodes the 7-bit pattern to select specific bit combinations (using muxing) to produce a 16-bit parallel high-speed data word (RxDataHS). It also flags any invalid RxFlip patterns through RxInvalidCodeHS.

This demapping is pipelined into two stages:

Stage 1: Decodes the 3 MSBs of RxFlip (bits 6:4) to identify which mapping group to use.

Stage 2: Decodes the 4 LSBs of RxFlip (bits 3:0) within that group to select the final mux configuration and data path.

4.1 Timing diagram

