

Escape Encoder

Induction Training

Version 1.0

Block Owner

Si-Vision

Authors

Amira Khaled

This Page is left Blank Intentionally

1 Table of Contents

1	Table of Contents	1
2	Revision History	2
3	Overview	3
4	Operation and Description.....	3
4.1	Digital Interface.....	3
4.1.1	Parameters Names.....	3
4.1.2	Ports Names	3
4.1.3	CDC Table	3
4.2	Functional Description	3
4.3	Timing Diagram	3
4.4	Verification Requirements	3

2 Revision History

Version	Date	Author(s)	Revision Notes	Owner Approval
1.0				

3 Overview

The Esc_Encoder module is responsible for generating Escape (ESC) sequences for the MIPI C-PHY transmitter during low-power or control signaling modes for escape mode. It encodes binary control or data bits (EscBit) into line states across the C-PHY lanes A, B, and C in compliance with the ESC signaling protocol. This encoder operates under the control of an ESC domain clock (TxClkEsc) and is enabled via EscEncodeEn.

4 Operation and Description

4.1 Digital Interface

4.1.1 Parameters Names

Parameter Name	Default	Description
None	-	-

4.1.2 Ports Names

Port Name	Port Width	Port Type	Description
TxClkEsc	1	Input	ESC domain clock
RST	1	Input	Active-low reset
EscEncodeEn	1	Input	Escape encoding enables
EscBit	1	Input	Data bit to be encoded
DataValid	1	Input	Indicates when EscBit is valid and should be encoded
A	1	Output	Output line A for ESC sequence
B	1	Output	Output line B for ESC sequence
C	1	Output	Output line C for ESC sequence

4.1.3 CDC Table

CDC signal	Source Domain	Destination Domain	Synchronization method
EscEncodeEn	TxWordClk	TxClkEsc	2-stage flip-flop synchronizer
DataValid	TxWordClk	TxClkEsc	2-stage flip-flop synchronizer

This block provides Return-to-Zero encoding in which data is valid on the positive half of the clock and return to zero at the second half of the clock period so the ESC encoder works based on a dual-edge control scheme involving two key internal enable signals:

- The XOR of these two signals ($\text{Enable1} \wedge \text{Enable0}$) determines when the encoded data is valid and should be driven to the outputs.

After the $RST = 1$, Escape Encoder starts to work under these conditions:

- When $\text{Enable1} \wedge \text{Enable0}$ is true then the output line states are driven with the stored data captured at the positive edge else the output line states are 0.

The timing diagram illustrates the sequence of events for the ESC command. It shows the relationship between the TxClkEsc clock, the RST reset signal, the EscEncoderEn enable signal, the DataValid signal, the EscBit signal, and the data lines A, B, and C. The diagram shows that the RST signal is active-low and is asserted before the EscEncoderEn signal. The EscEncoderEn signal is active-low and is asserted before the DataValid signal. The DataValid signal is active-low and is asserted before the EscBit signal. The EscBit signal is active-low and is asserted before the data lines A, B, and C. The data lines A, B, and C show the sequence of data bytes transmitted.

4.4 Verification Requirements

- **Reset behavior**
Ensures that all internal registers (data_A, data_C, Enable0, Enable1) and outputs (A, B, C) are properly reset when RST is asserted low.
- **Valid Data Transmission**
Sends valid EscBit with EscEncodeEn and DataValid high, and verifies that $A = \text{EscBit}$, $C = \sim\text{EscBit}$, and $B = 0$ when $\text{Enable1} \wedge \text{Enable0}$ is true.
- **Space Transmission (Idle)**
Sends data with EscEncodeEn high and DataValid low, and verifies that all outputs (A, B, C) are 0 when $\text{Enable1} \wedge \text{Enable0}$ is true.
- **No Output When Disabled**
Verifies that outputs remain zero when EscEncodeEn is low, regardless of DataValid or EscBit.
- **Data Integrity Check**
Ensures that C is always the inverse of A when data is valid ($\text{DataValid} = 1$), confirming proper encoding.