


Esc-Deserializer

Induction Training

Version 1.0



Block Owner

Si-Vision &ITI

Authors

<Ahmed Thabit>

This Page is left Blank Intentionally

1 Table of Contents

1	Table of Contents	1
2	Revision History	2
3	Overview	3
4	Operation and Description.....	3
4.1	Digital Interface.....	3
4.1.1	Parameters Names.....	3
4.1.2	Ports Names	3
4.1.3	CDC Table	3
4.2	Functional Description	3
4.3	Timing Diagram	3
4.4	Verification Requirements	3

2 Overview

3 Operation and Description

3.1 Digital Interface

3.1.1 Parameters Names

Parameter Name	Default	Description
None		

3.1.2 Ports Names

Port Name	Port Width	Port Type	Description
SerBit	1	Input	Incoming serial data bit (LSB first)
EscSerEn	1	Input	Enable signal
RstN	1	Input	Negative reset
RxClkEsc	1	Input	Clock
RxValidEsc	1	Output	Output flag indicating that RxEscData is valid (1 cycle pulse)
RxEscData	8	Output	8-bit parallel output of the deserialized byte

3.2 Functional Description

The `ESC_Deserializer` module converts a serial bit stream (LSB first) into parallel 8-bit data words in Escape mode reception of C-PHY. It samples incoming bits on the falling edge of the `RxClkEsc` clock and assembles them in a shift register. When a full byte is assembled, it outputs the byte (`RxEscData`) and asserts the `RxValidEsc` flag for one cycle to indicate that valid data is ready. The deserialization is gated by the `EscDeserEn` enable signal, and reset logic ensures proper alignment and initialization.

4.1 Timing diagram

