

Group 20 PROJECT 2 – Requirement 3





Program: Computer Engineering and

Software Systems

Course Code: CSE312

Course Name: Electronic Design Automation

Examination Committee

Dr. Eman Mohamed

Eng. Adham Hazem

Ain Shams University

Faculty of Engineering

Fall Semester - 2022

December 12, 2022



Students Personal Information

Student Name: Engy ahmed mostafa

Student Code: 20P4230

Student Name: Youssef Emad Eldin

Student Code: 20P3844

Student Name: Mark Bassem Heshmat

Student Code: 21P0363

Student Name: Nour Ayman Student Code: 20P3076

Student Name: Abdelrahman hassan fouad

Student Code: 20P3822

Student Name: Mohamed Salah Ibrahim

Student Code: 20P7886

Student Name: Amr Ayman Salaheldin Hamouda

Student Code: 20P5694

Student Name: Ahmed mohamed ahmed amin

Student Code: 20P2629



1 Table of Contents

1	Tab	le of Contents	3
1.	Veri	ilog Design	5
	1.1.	And gate(easiest)	5
	1.2.	Shifter	
	1.3.	MOORE Code	
	1.3.	.1. Finite state diagram	7
	1.3.	.2. FSM plan and code	8
2.	Pyth	hon code	10
	2.1	Steps to run code	10
	2.2	Implementation	10
3	Test	t benches	15
	3.1	And gate test bench	15
	3.2	Shifter test bench	
	3.3	MOORE test bench	22
4	Cov	verage	25
	4.1	And coverage report	25
	4.2	Shifter coverage report	25
	4.3	Moore coverage report	25



Figure 1and gate design	5
Figure 2 shifter code	6
Figure 3 MOORE STATE DIGRAM	7
Figure 4 Fsm code	9
Figure 5 python code	14
Figure 6 and test bench	16
Figure 7 and wavelength	17
Figure 8 monitor of and	17
Figure 9 and gate display and monitor	17
Figure 10 shifter test bench	20
Figure 11 shifter wavelength	21
Figure 12 monitor of shifter	21
Figure 13 monitor and display shifter	21
Figure 14 Moore test bench	23
Figure 15 Moore wavelength	24
Figure 16 monitor and display Moore	24
Figure 17 and coverage report	25
Figure 18 shifter coverage report	25
Figure 19 Moore coverage report	25



1. Verilog Design

We have used 3 different design with different difficulty levels starting with an and gate only to a Moore code using clock and rst. we made the test bench generator as generic as possible.

1.1. And gate(easiest)

the code takes 2 bits from the user in 2 separate variables and ands them together and puts the result in a variable called out according to the following truth table

```
A B out
0 0 0
0 1 0
1 0 0
1 1 1
```

```
pmodule and gate (
2
3
   input
                     in1,
            wire
   input
                     in2,
4
            wire
5
   output
            wire
                     out
6
7
   L);
8
9
0
   assign out = in1 & in2 ;
1
   endmodule
2
```

Figure 1 and gate design



1.2. Shifter

Shifter shifts the input either to the right or to the left one bit as required by the user through flagging either the left or right variables by 1. For the input to be shifted the load must be 1 and the clock's edge must be positive. In this case the input value is stored in an internal register then shifted either 1 bit to the right or to the left.

```
□module shifter (
 2
 3
         input
                                    clk,
 4
         input
                                    load,
 5
         input
                                    right,
 6
         input
                                    left,
 7
         input
                           [4:0]
                                    in value,
 8
                           [4:0]
                                    value
         output reg
 9
10
    L);
11
12
     reg [4:0] internal_reg ;
13
14
     always @ (posedge clk)
15 □ begin
16
          if (load)
17
           begin
18
               internal_reg <= in_value ;</pre>
19
           end
20
          else if (right)
21 🖨
           begin
22
               internal reg <= internal reg >> 1 ;
23
               value <= internal reg ;</pre>
24
           end
25
          else if (left)
26 申
           begin
27
               internal reg <= internal reg << 1;
28
               value <= internal reg ;</pre>
29
           end
30
31
      end
32
33
34
     endmodule
```

Figure 2 shifter code



1.3. MOORE Code

1.3.1. Finite state diagram




Figure 3 MOORE STATE DIGRAM



1.3.2. FSM plan and code

The design is used to transmit between states according to giving input.in the beginning if the rst was 0 the current state will be idle when the rst change to 0 the current state will be equal to the next state Going to the cases step. It will be IDLE if the input was x if the input was y it will go to the next state state_1 else will stay at idle .when it enter case state_1 if the user input was X the next state will be idle and if the user enter Y the next state will be state_2.in case state_2 if the user enter y the next state will be idle else if the user enter x the next state will be state_3.in State_3 case if the user enter x the next state will be IDLE else if the user enter x the next state will State_4.in case state_4 if the user enter x it will be exit if the user enter y the next state will be idle. The output will be only form exit as the unlock key is only 1 at exit

```
⊟module FSM (
     input wire
     input wire
                        Υ.
     input wire
                        rst,
     input wire
                        clk,
     output req
                        unlock
8
12
                          IDLE = 3'b0000,
     localparam [2:0]
                          state_1 = 3'b001,
13
14
                          state_2 = 3'b011,
                           state_3 = 3'b010,
15
16
                          state 4 = 3'b110,
17
                          Exit = 3'b111 ;
18
19
            [2:0]
     req
                           current state,
20
                          next state ;
21
     // state transition
22
23
     always @ (posedge clk or negedge rst)
24 🗏 begin
25
      if(!rst)
26
       begin
27
         current_state <= IDLE ;
28
        end
29
       else
30
        begin
31
         current_state <= next_state ;
32
        end
    end
33
34
35
     // next state logic
36
     always @(*)
37

    □ begin

38
      case (current state)
   idle idle
39
                : begin
40
                   if(X)
41
                    next state = IDLE ;
42
                   else if (Y)
43
                    next state = state 1 ;
44
                   else
45
                    next state = IDLE ;
46
                   end
47
                     : begin
       state_1
48
                   if(X)
```



```
enu
: begin
        state_1
48
49
                     if(X)
                      next_state = IDLE ;
                     else if (Y)
51
52
                      next_state = state_2 ;
                     else
                      next_state = state_1 ;
54
55
                     : begin
        state_2
56
                     if(X)
57
58
                      next_state = state_3 ;
                     else if (Y)
59
                      next_state = IDLE ;
61
                      next_state = state_2 ;
62
                   end
63
                    : begin
       state_3
64
                     if(X)
65
                     next_state = IDLE ;
else if (Y)
66
                      next_state = state_4 ;
68
69
                     else
                      next_state = state_3 ;
                   end
71
72
73
74
75
76
       state_4
                   : begin
                    if(X)
                      next_state = Exit ;
                    else if (Y)
                     next_state = IDLE ;
                    else
77
78
79
                      next_state = state_4 ;
                   end
    Exit : begin
80
                      next_state = IDLE ;
81
                   end
                    next_state = IDLE ;
82
83
        default :
84
        endcase
85
86
88
      // next_state logic
89
     always @(*)
    begin
case
90
91
        case (current_state)
92
                : begin
                               = 1'b0 ;
                    unlock
```

```
88
89
     // next_state logic
     always @(*)
90
   begin case (
       case (current_state)
92
                : begin
93
                  unlock
                           = 1'b0 :
                  end
       state_1
                     : begin
                  unlock = 1'b0 ;
96
97
                  end
                    : begin
       state_2
                           = 1'b0 ;
99
                  unlock
                  end
                   : begin
       state_3
                   unlock
                           = 1'b0 ;
                  end
04
       state_4
                  : begin
05
                           = 1'b0 ;
                   unlock
07
       Exit
              : begin
                   unlock = 1'b1;
                  end
       default
                : begin
                           = 1'b0 ;
11
                   unlock
                  end
```

Figure 4 Fsm code



2. Python code

2.1 Steps to run code

- 1- install python 3.6+
- 2- run main.py from the same directory as the desired design file (so you won't have to enter the fil's absolute path)
- 3- the generated test bench file will be in the same directory as the directory you ran python from, and its name will be the module_name + "_tb. v"

2.2 Implementation

first, we extract the inputs and outputs from functions get_inputs/ get_outputs

then we check if there is a clk exists and a rst

after that we parse the inputs and outputs so they can be regs and wires


after that we initialize the variables based on the inputs gathered and monitor all the outputs

lastly, we generate the tests and the randoms based on the inputs


```
> Users > Engy_ > Downloads > @ main.py
            import random
              def get_inputs_outputs(design):
                                      # split all statments ending in ;
                                      statements = design.split(';')
                                      # get first statement which is the module initialization
                                      moduleInitStatement = statements[0]
                                      # remove any redudent spaces
                                      moduleInitStatement = ' '.join(moduleInitStatement.split())
                                      # get ports area by getting the loc of the two parentheses
                                      ports Area = module InitStatement [module InitStatement.find('(') + 1: module InitStatement.find(')')]. strip(') = (module InitStatement.find(')') = (module InitStatement.fin
                                      # array of ports
                                      ports = portsArea.split(",")
                                      inputs = []
                                      outputs = []
                                       # iterate over each port
                                       for port in ports:
                                                  # split to port type(input, output) and any other type including reg or wire..
                                                  portTypeAndName = port.strip(" ").split(" ")
                                                   portType = portTypeAndName[0]
                                                   # other data including port name and bit count if vector
                                                   portName = portTypeAndName[1:]
                                                   if portType == "input":
                                                               inputs.append(' '.join(portTypeAndName[1:]))
                                                   else:
                                                                 outputs.append(' ' ioin(portTypeAndName[1:1)
```

```
outputs.append(' '.join(portTypeAndName[1:]))
              return inputs, outputs
     def init_inputs(inputs):
         for inp in inputs:
             inp = inp.replace("reg ", "").replace("wire ", "")
             if "clk" in inp:
                 s+=f"{inp} = 1;\n"
             if "rst" in inp:
                 s+=f''\{inp\} = 0; n''
             if len(inp.split()) == 1:
44
                 s+= f"\{inp\} = 0;\n"
                 s+= f"{inp.split()[1]} = 0;\n"
     def generate_tests(inputs, outputs):
         for 1 in range(6):
             for inp in inputs:
54
                 if 'clk' in inp:
```

```
def generate_tests(inputs, outputs):
   s=""
   for 1 in range(6):
        for inp in inputs:
           if 'clk' in inp:
           if 'rst' in inp:
               continue
           inp = inp.replace("reg", "").replace("wire", "")
           if len(inp.split()) == 1:
               bit = random.randrange(0,2)
               s+= f"#2 {inp} = 1'b{bit};\n"
               n = int(inp.split()[0][1])
               bits = ''
                for i in range(n):
                   bits += str(random.randrange(0,2))
                s+= f"#2 {inp.split()[1]} = {n+1}'b{bits};\n"
        if(l==0):
           for out in outputs:
                if len(out.split()) > 1:
                    out = out.split()[-1]
                s+= f'$mointor("monitor value =%b" , {out});\n'
        s+= f'$display("Test case {l+1}"); \n'
        s+="#40;\n\n"
```



```
if(l==0):
                   for out in outputs:
                        if len(out.split()) > 1:
                           out = out.split()[-1]
                        s+= f'$monitor("monitor value =%b" , {out});\n'
               s+= f'$display("Test case {l+1}"); \n'
               s+="#40;\n\n"
          return s
      def generate_randoms(inputs):
          rst = extract_reset(extracted_inputs)
          if rst:
              s+="rst=0;\nrst=1;\n"
          s+="for(i=0;i<1000000;i=i+1)\nbegin\n#40\n"
          for l in range(6):
               seed = random.choice(["seed1", "seed2", "seed3"])
               for inp in inputs:
                   if 'clk' in inp:
                   if 'rst' in inp:
94
                   inp = inp.replace("reg ", "").replace("wire", "")
                   if len(inp.split()) == 1:
                       bit = random.randrange(0,2)
                        s+= f"#2 {inp} = {random({seed}); n"}
               else:
                  n = int(inp.split()[0][1])
                  bits = ''
                  for i in range(n):
                      bits += str(random.randrange(0,2))
                  s+= f"#2 {inp.split()[1]} = $random({seed});\n"
               # s+= f"#2 {inp} = $random({seed});\n"
           s+="#40;\n\n"
       s+="end\n"
       return s
    def generate_list(string: str, item):
        for line in string.split('\n'):
           if item in line:
              yield line
    def parsed instantiations(inputs):
       s = ""
       for inp in inputs:
           list1 = inp.split(" ")
           inputName = list1[len(list1)-1]
           s+= f"
                        .{inputName}({inputName}),\n"
       s = s[0:len(s)-2]
       return s
    def extract clock(inputs):
```




```
if "clk" in inp:
      initial
          begin
           clk = 0;
           forever begin
          end
      end
      def extract_reset(inputs):
           for inp in inputs:
              if "rst" in inp:
                   return "#10 rst = 1;\n"
      def parsed_inputs(inputs):
           for inp in inputs:
              replacedStr = inp.replace("reg ", "").replace("wire", "")
              s+= f"reg {replacedStr};\n"
           return s
             need outnuts/innuts).
          s =
          for inp in inputs:
              replacedStr = inp.replace("reg ", "").replace("wire", "")
              s+= f"wire {replacedStr};\n"
          return s
      # design = open("../2- Shift_Register/Shifter.v").read()
      # design = open("./AND_GATE_assign.v").read()
      x = input("Enter file name: ")
      design = open(x).read()
      module_name = design.split()[1]
      extracted_inputs, extracted_outputs = get_inputs_outputs(design)
      clk = extract_clock(extracted_inputs)
      rst = extract_reset(extracted_inputs)
      test_inputs = parsed_inputs(extracted_inputs)
      test_outputs = parsed_outputs(extracted_outputs)
      parsed_instantiations = parsed_instantiations(extracted_inputs+extracted_outputs)
182
      inital = init inputs(extracted inputs)
183
      tests = generate_tests(extracted_inputs, extracted_outputs)
184
      randoms = generate_randoms(extracted_inputs)
```



```
test_outputs = parsed_outputs(extracted_outputs)
      parsed_instantiations = parsed_instantiations(extracted_inputs+extracted_outputs)
      inital = init_inputs(extracted_inputs)
      tests = generate_tests(extracted_inputs, extracted_outputs)
      randoms = generate_randoms(extracted_inputs)
      out = f"""module {module_name}_tb ();
      {test_inputs}
      {test_outputs}
      {module_name} DUT (
      {parsed_instantiations}
      integer seed1=10;
      integer seed2=20;
integer seed3=30;
      integer i=0;
      {clk}
      initial
          begin
          $dumpfile("{module_name}.vcd");
          $dumpvars;
      //initial values
198
       integer i=0;
199
200
       {clk}
       initial
            begin
            $dumpfile("{module_name}.vcd");
204
            $dumpvars;
       //initial values
       {inital}
209
210
            #40;
211
       {tests}
       {randoms}
       {"rst = 0;" if rst else ""}
213
            #100;
            $finish();
216
            end
218
219
220
       endmodule
       print(extracted_outputs)
       output_file = open(module_name+"_tb.v", "w+").write(out)
```

Figure 5 python code



3 Test benches

3.1 And gate test bench

```
module and_gate_tb ();
2
     reg inl;
 3
     reg in2;
 4
 5
     wire out;
 6
 8
    and gate DUT (
9
             .inl(inl),
10
             .in2(in2),
11
             .out (out)
12
         );
13
14
     integer seedl=10;
15
     integer seed2=20;
16
     integer seed3=30;
17
     integer i=0;
18
19
20
21
     initial
22 🗐 begin
         $dumpfile("and_gate.vcd");
23
         $dumpvars ;
24
25
26
     //initial values
27
     inl = 0;
28
     in2 = 0;
29
30
31
         #40;
     #2 in1 = 1'b1;
32
33
     #2 in2 = 1'b0;
     $monitor("monitor value =%b" , out);
34
35
     $display("Test case 1");
36
      #40;
37
38
     #2 in1 = 1'b0;
39
      #2 in2 = 1'b0;
     $display("Test case 2");
40
41
      #40;
42
43
     #2 inl = 1'bl;
44
     #2 in2 = 1'b0;
45
     $display("Test case 3");
46
     #40;
47
     #2 in1 = 1'b0;
48
49
     #2 in2 = 1'b1;
50
     $display("Test case 4");
51
     #40;
52
53
     #2 in1 = 1'b1;
      #2 in2 = 1'b1;
54
```



```
54 | #2 in2 = 1'b1;
55
     $display("Test case 5");
56
     #40;
57
     #2 in1 = 1'b0;
58
     #2 in2 = 1'b0;
59
60
     $display("Test case 6");
61
     #40;
62
63
64
     for(i=0;i<1000000;i=i+1)
65 begin
     #40
66
     #2 in1 = $random(seed3);
67
     #2 in2 = $random(seed3);
68
69
     #40;
70
71
     #2 in1 = $random(seed3);
     #2 in2 = $random(seed3);
72
73
     #40;
74
75
     #2 in1 = $random(seed2);
76
     #2 in2 = $random(seed2);
77
     #40;
78
79
     #2 in1 = $random(seed1);
80
     #2 in2 = $random(seed1);
81
     #40;
82
83
     #2 in1 = $random(seed3);
84
     #2 in2 = $random(seed3);
85
     #40;
86
87
     #2 in1 = $random(seed1);
     #2 in2 = $random(seed1);
88
89
     #40;
90
91
     end
92
93
94
         #100;
95
         $finish();
96
         end
97
98
99
```

Figure 6 and test bench




Figure 7 and wavelength

As we made the loop one million for randomization the display is in between almost one million line so this picture is when one million loop

```
# monitor value =0
# monitor value =1
# monitor value =0
# monitor value =1
# monitor value =0
# monitor value =1
# monitor value =0
# monitor value =0
# monitor value =1
# monitor value =0
# monitor val
```

Figure 8 monitor of and

However, to make display visible we just decreased the loop for the testing only so it can be easier to detect but the main code will be one million

```
VSIM 2> run -all

# Test case 1

# monitor value =0

# Test case 2

# Test case 3

# Test case 4

# monitor value =1

# Test case 5

# monitor value =0
```

Figure 9 and gate display and monitor



3.2 Shifter test bench

```
module shifter_tb ();
2
    reg clk;
3
    reg load;
4
    reg right;
5
    reg left;
6
    reg [4:0] in_value;
7
8
    wire [4:0] value;
9
10
11 =shifter DUT (
12
           .clk(clk),
13
            .load(load),
14
            .right(right),
15
            .left(left),
16
            .in_value(in_value),
             .value(value)
17
18
       );
19
   integer seed1=10;
20
    integer seed2=20;
21
    integer seed3=30;
22
23
    integer i=0;
24
26
    initial
27 🛱 begin
        clk = 0;
28
29
        forever begin
30
         #5;
31
        clk = ~clk;
32
33
        end
34
35
36
37
    initial
38 ⊟ begin
         $dumpfile("shifter.vcd");
39
40
        $dumpvars ;
41
    //initial values
42
43
     clk = 1;
    load = 0;
44
45
     right = 0;
     left = 0;
46
47
     in_value = 0;
48
```



AIN SHAMS UNIVERSITY FACULTY OF ENGINEERING

```
50
        #40;
51
     #2 load = 1'b0;
52
     #2 right = 1'b0;
53
     #2 left = 1'b1;
54
     #2 in value = 5'b0000;
55
     $monitor("monitor value =%b" , value);
56
     $display("Test case 1");
57
     #40;
58
59
     #2 load = 1'b0;
60
     #2 right = 1'b0;
     #2 left = 1'b1;
61
     #2 in_value = 5'b0000;
62
63
     $display("Test case 2");
64
     #40;
65
66
     #2 load = 1'b0;
67
     #2 right = 1'b1;
68
     #2 left = 1'b1;
69
     #2 in_value = 5'b1001;
70
     $display("Test case 3");
71
     #40;
72
73
     #2 load = 1'b0;
74
     #2 right = 1'b1;
75
     #2 left = 1'b0;
76
     #2 in value = 5'b1111;
77
     $display("Test case 4");
78
     #40;
79
80
     #2 load = 1'b0;
     #2 right = 1'b1;
81
     #2 left = 1'b1;
82
     #2 in value = 5'b0110;
83
84
     $display("Test case 5");
85
     #40;
86
87
     #2 load = 1'b0;
88
     #2 right = 1'b0;
89
     #2 left = 1'b0;
90
     #2 in value = 5'b0010;
     $display("Test case 6");
91
92
     #40;
93
94
95 for(i=0;i<1000000;i=i+1)
96 begin
     #40
97
```



AIN SHAMS UNIVERSITY FACULTY OF ENGINEERING

```
94
 95
       for(i=0;i<1000000;i=i+1)
     begin
 96
 97
       #40
 98
       #2 load = $random(seedl);
99
      #2 right = $random(seedl);
100
      #2 left = $random(seedl);
101
      #2 in_value = $random(seed1);
102
       #40;
103
104
      #2 load = $random(seed2);
105
      #2 right = $random(seed2);
106
       #2 left = $random(seed2);
107
       #2 in value = $random(seed2);
108
109
110
      #2 load = $random(seedl);
111
      #2 right = $random(seedl);
112
       #2 left = $random(seed1);
113
       #2 in value = $random(seed1);
114
       #40;
115
116
      #2 load = $random(seed2);
117
       #2 right = $random(seed2);
118
       #2 left = $random(seed2);
119
       #2 in value = $random(seed2);
120
      #40;
121
122
      #2 load = $random(seed3);
123
      #2 right = $random(seed3);
       #2 left = $random(seed3);
124
125
       #2 in_value = $random(seed3);
126
      #40:
127
128
      #2 load = $random(seed3);
129
       #2 right = $random(seed3);
130
       #2 left = $random(seed3);
131
       #2 in_value = $random(seed3);
132
      #40;
133
134
      -end
135
136
137
           #100;
           $finish();
138
139
           end
140
141
142
143
      endmodule
144
```

Figure 10 shifter test bench




Figure 11 shifter wavelength

As we made the loop one million for randomization the display is in between almost one million line so this picture is when one million loo

```
monitor value =01100
  monitor value =11000
 monitor value =10000
 monitor value =00000
 monitor value =10011
 monitor value =01001
  monitor value =00100
 monitor value =00010
 monitor value =00001
 monitor value =00000
 monitor value =01100
  monitor value =00110
 monitor value =00011
# monitor value =00001
# monitor value =00000
 ** Note: $finish
                   : C:/questasim64_10.7c/examples/shifter_tb.v(138)
    Time: 328000428 ns Iteration: 0 Instance: /shifter_tb
# Break in Module shifter tb at C:/questasim64_10.7c/examples/shifter tb.v line 138
VSIM 4>
```

Figure 12 monitor of shifter

However, to make display visible we just decreased the loop for the testing only so it can be easier to detect but the main code will be one million

```
# Test case 2
# monitor value =00000
# Test case 3
# Test case 4
# Test case 5
# Test case 6
# monitor value =11110
# monitor value =11100
# monitor value =11000
```

Figure 13 monitor and display shifter



3.3 MOORE test bench

```
module FSM_tb ();
      reg X;
3
     reg Y;
 4
     reg rst;
 5
     reg clk;
 6
 7
     wire unlock;
 8
 9
10 FSM DUT (
11
             .X(X),
12
             .Y(Y),
13
             .rst(rst),
14
             .clk(clk),
15
              .unlock (unlock)
16
         );
17
18 integer seedl=10;
19 integer seed2=20;
20
     integer seed3=30;
21
     integer i=0;
22
23
24
    initial
25 □
         begin
26
         clk = 0;
         forever begin
28
          #5;
29
         clk = ~clk;
30
31
          end
    end
32
33
34
35
     initial
36 □
        begin
37
         $dumpfile("FSM.vcd");
38
         $dumpvars ;
39
40
     //initial values
41
     X = 0;
     Y = 0;
42
43
     rst = 0;
44
     clk = 1;
45
46
47
          #40;
48
     #2 X = 1'b0;
49
      #2 Y = 1'b1;
      $monitor("monitor value =%b" , unlock);
50
51
      $display("Test case 1");
52
      #40;
53
54
      #2 X = 1'b0;
```



AIN SHAMS UNIVERSITY FACULTY OF ENGINEERING

```
#40;

#2 X = 1'b0;

#2 Y = 1'b1;

$monitor("monitor value = %b" , unlock);

$display("Test case 1");
          display("Test case 2");
          $display("Test case 3");
         #2 X = 1'b0;
#2 Y = 1'b0;
$display("Test case 4");
          $display("Test case 5");
         #2 X = 1'b0;
#2 Y = 1'b0;
$display("Test case 6");
         rst=0;
         rst=1;
for(i=0;i<1000000;i=i+1)
       begin
         #40
#2 X = $random(seed3);
#2 Y = $random(seed3);
         #40;
         #2 X = $random(seed1);
#2 Y = $random(seed1);
         #2 X = $random(seed2);
#2 Y = $random(seed2);
 82
         for(i=0;i<1000000;i=i+1)
 83
        begin
 84
           #40
          #2 X = $random(seed3);
#2 Y = $random(seed3);
 85
 86
 87
           #40;
 88
          #2 X = $random(seed1);
#2 Y = $random(seed1);
 89
 90
          #40;
 91
 92
          #2 X = $random(seed2);
#2 Y = $random(seed2);
 93
 94
           #40;
 95
 96
          #2 X = $random(seed1);
#2 Y = $random(seed1);
 97
 98
 99
           #40;
100
           #2 X = $random(seed1);
#2 Y = $random(seed1);
102
103
           #40;
104
105
           #2 X = $random(seed1);
           #2 Y = $random(seed1);
106
107
           #40;
108
109
111
          rst = 0;
              #100;
112
                $finish();
113
114
                end
115
116
117
118
          endmodule
```

Figure 14 Moore test bench




Figure 15 Moore wavelength

As monitor changes was low here, we didn't need to test on different loop values

```
VSIM 5> run -all

# Test case 1

# monitor value =0

# Test case 2

# Test case 3

# Test case 4
```

Figure 16 monitor and display Moore



4 Coverage

4.1 And coverage report

File: and.v				
Enabled Coverage	Active	Hits	Misses %	Covered
Stmts FEC Expression Terms Toggle Bins	1 2 6	1 2 6	0 0 0	100.00 100.00 100.00
ile: and_gate_tb.v		======	=======	======
Enabled Coverage	Active	Hits	Misses %	Covered
Stmts Toggle Bins	81 262	81 237		100.00 90.45

Figure 17 and coverage report

4.2 Shifter coverage report

Enabled Coverage	Active	Hits	Misses % Cover
Stmts Branches Toggle Bins	6 4 38	6 4 38	0 100.0 0 100.0 0 100.0
File: shifter_tb.v		=======	
Enabled Coverage	Active	Hits	Misses % Cover
Stmts Toggle Bins	136 284	136 259	0 100.0 25 91.3

Figure 18 shifter coverage report

4.3 Moore coverage report

File: FSM.v				
Enabled Coverage	Active	Hits	Misses	% Covered
Stmts Branches FSMs	29 31	20 21	9 10	68.96 67.74 63.33
States Transitions Toggle Bins	6 10 22	4 6 16	2 4 6	66.66 60.00 72.72
File: FSM_tb.v	=======			======
Enabled Coverage	Active	Hits	Misses	% Covered
Stmts Toggle Bins	87 266	87 239		100.00 89.84

Figure 19 Moore coverage report