

Group 20 PROJECT 2 – Requirement 3



**Program: Computer Engineering and
Software Systems**

Course Code: CSE312

Course Name: Electronic Design Automation

Examination Committee

Dr. Eman Mohamed

Eng. Adham Hazem

Ain Shams University

Faculty of Engineering

Fall Semester – 2022

December 12, 2022



Students Personal Information

Student Name:	Engy ahmed mostafa
Student Code:	20P4230
Student Name:	Youssef Emad Eldin
Student Code:	20P3844
Student Name:	Mark Bassem Heshmat
Student Code:	21P0363
Student Name:	Nour Ayman
Student Code:	20P3076
Student Name:	Abdelrahman hassan fouad
Student Code:	20P3822
Student Name:	Mohamed Salah Ibrahim
Student Code:	20P7886
Student Name:	Amr Ayman Salaheldin Hamouda
Student Code:	20P5694
Student Name:	Ahmed mohamed ahmed amin
Student Code:	20P2629



1 Table of Contents

1 Table of Contents..... 3

1. Verilog Design..... 5

1.1. And gate(easiest)..... 5

1.2. Shifter 6

1.3. MOORE Code 7

1.3.1. Finite state diagram 7

1.3.2. FSM plan and code 8

2. Python code..... 10

2.1 Steps to run code..... 10

2.2 Implementation..... 10

3 Test benches..... 15

3.1 And gate test bench 15

3.2 Shifter test bench 18

3.3 MOORE test bench 22

4 Coverage 25

4.1 And coverage report 25

4.2 Shifter coverage report 25

4.3 Moore coverage report 25



Figure 1 and gate design 5

Figure 2 shifter code 6

Figure 3 MOORE STATE DIGRAM 7

Figure 4 Fsm code 9

Figure 5 python code 14

Figure 6 and test bench 16

Figure 7 and wavelength..... 17

Figure 8 monitor of and 17

Figure 9 and gate display and monitor 17

Figure 10 shifter test bench 20

Figure 11 shifter wavelength 21

Figure 12 monitor of shifter 21

Figure 13 monitor and display shifter 21

Figure 14 Moore test bench..... 23

Figure 15 Moore wavelength..... 24

Figure 16 monitor and display Moore 24

Figure 17 and coverage report..... 25

Figure 18 shifter coverage report 25

Figure 19 Moore coverage report..... 25

1. Verilog Design

We have used 3 different design with different difficulty levels starting with an and gate only to a Moore code using clock and rst. we made the test bench generator as generic as possible.

1.1. And gate(easiest)

the code takes 2 bits from the user in 2 separate variables and ands them together and puts the result in a variable called out according to the following truth table

A	B	out
0	0	0
0	1	0
1	0	0
1	1	1

```
1 module and_gate (  
2  
3   input    wire    in1,  
4   input    wire    in2,  
5   output   wire    out  
6  
7 );  
8  
9  
10  assign out = in1 & in2 ;  
11  
12 endmodule
```

Figure 1and gate design

1.2. Shifter

Shifter shifts the input either to the right or to the left one bit as required by the user through flagging either the left or right variables by 1. For the input to be shifted the load must be 1 and the clock's edge must be positive. In this case the input value is stored in an internal register then shifted either 1 bit to the right or to the left.

```
1 module shifter (  
2  
3     input          clk,  
4     input          load,  
5     input          right,  
6     input          left,  
7     input [4:0]    in_value,  
8     output reg [4:0] value  
9  
10 );  
11  
12 reg [4:0] internal_reg ;  
13  
14 always @ (posedge clk)  
15 begin  
16     if (load)  
17     begin  
18         internal_reg <= in_value ;  
19     end  
20     else if (right)  
21     begin  
22         internal_reg <= internal_reg >> 1 ;  
23         value <= internal_reg ;  
24     end  
25     else if (left)  
26     begin  
27         internal_reg <= internal_reg << 1 ;  
28         value <= internal_reg ;  
29     end  
30  
31 end  
32  
33  
34 endmodule
```

Figure 2 shifter code

1.3. MOORE Code

1.3.1. Finite state diagram




Figure 3 MOORE STATE DIGRAM

1.3.2. FSM plan and code

The design is used to transmit between states according to giving input. in the beginning if the rst was 0 the current state will be idle when the rst change to 0 the current state will be equal to the next state. Going to the cases step. It will be IDLE if the input was x if the input was y it will go to the next state state_1 else will stay at idle. when it enter case state_1 if the user input was X the next state will be idle and if the user enter Y the next state will be state_2. in case state_2 if the user enter y the next state will be idle else if the user enter x the next state will be state_3. in State_3 case if the user enter x the next state will be IDLE else if the user enter y the next state will be State_4. in case state_4 if the user enter x it will be exit if the user enter y the next state will be idle. The output will be only form exit as the unlock key is only 1 at exit

```

2  module FSM (
3      input wire      X,
4      input wire      Y,
5      input wire      rst,
6      input wire      clk,
7      output reg      unlock
8  );
9
10
11
12  localparam [2:0]    IDLE = 3'b000,
13                      state_1 = 3'b001,
14                      state_2 = 3'b011,
15                      state_3 = 3'b010,
16                      state_4 = 3'b110,
17                      Exit = 3'b111 ;
18
19  reg [2:0]            current_state,
20                      next_state ;
21
22  // state transition
23  always @(posedge clk or negedge rst)
24  begin
25      if(!rst)
26      begin
27          current_state <= IDLE ;
28      end
29      else
30      begin
31          current_state <= next_state ;
32      end
33  end
34
35  // next_state logic
36  always @(*)
37  begin
38      case(current_state)
39      IDLE      : begin
40          if(X)
41              next_state = IDLE ;
42          else if (Y)
43              next_state = state_1 ;
44          else
45              next_state = IDLE ;
46      end
47      state_1   : begin
48          if(X)
49              next_state = IDLE ;
50          else if (Y)
51              next_state = state_2 ;
52          else
53              next_state = IDLE ;
54      end
55      state_2   : begin
56          if(X)
57              next_state = state_3 ;
58          else if (Y)
59              next_state = IDLE ;
60          else
61              next_state = IDLE ;
62      end
63      state_3   : begin
64          if(X)
65              next_state = IDLE ;
66          else if (Y)
67              next_state = state_4 ;
68          else
69              next_state = IDLE ;
70      end
71      state_4   : begin
72          if(X)
73              next_state = Exit ;
74          else if (Y)
75              next_state = IDLE ;
76          else
77              next_state = IDLE ;
78      end
79      Exit      : begin
80          next_state = IDLE ;
81      end
82      default   : begin
83          next_state = IDLE ;
84      end
85      endcase
86  end
87
88  // output logic
89  always @(*)
90  begin
91      unlock = 1;
92      if(current_state == IDLE || current_state == state_1 || current_state == state_2 || current_state == state_3 || current_state == state_4)
93          unlock = 0;
94      else
95          unlock = 1;
96      end
97  end
98
99  endmodule

```



```

47 state_1 : begin
48     if(X)
49         next_state = IDLE ;
50     else if (Y)
51         next_state = state_2 ;
52     else
53         next_state = state_1 ;
54     end
55 state_2 : begin
56     if(X)
57         next_state = state_3 ;
58     else if (Y)
59         next_state = IDLE ;
60     else
61         next_state = state_2 ;
62     end
63 state_3 : begin
64     if(X)
65         next_state = IDLE ;
66     else if (Y)
67         next_state = state_4 ;
68     else
69         next_state = state_3 ;
70     end
71 state_4 : begin
72     if(X)
73         next_state = Exit ;
74     else if (Y)
75         next_state = IDLE ;
76     else
77         next_state = state_4 ;
78     end
79 Exit : begin
80     next_state = IDLE ;
81     end
82 default : next_state = IDLE ;
83
84 endcase
85 end
86
87 // next_state logic
88 always @(*)
89 begin
90     case(current_state)
91     IDLE : begin
92         unlock = 1'b0 ;
93     end

```

```

86
87 // next_state logic
88 always @(*)
89 begin
90     case(current_state)
91     IDLE : begin
92         unlock = 1'b0 ;
93     end
94     state_1 : begin
95         unlock = 1'b0 ;
96     end
97     state_2 : begin
98         unlock = 1'b0 ;
99     end
100     state_3 : begin
101         unlock = 1'b0 ;
102     end
103     state_4 : begin
104         unlock = 1'b0 ;
105     end
106     Exit : begin
107         unlock = 1'b1 ;
108     end
109     default : begin
110         unlock = 1'b0 ;
111     end
112     endcase
113 end
114
115
116
117 endmodule

```

Figure 4 Fsm code

2. Python code

2.1 Steps to run code

1- install python 3.6+

2- run main.py from the same directory as the desired design file (so you won't have to enter the file's absolute path)

3- the generated test bench file will be in the same directory as the directory you ran python from, and its name will be the module_name + "_tb.v"

2.2 Implementation

first, we extract the inputs and outputs from functions get_inputs/ get_outputs

then we check if there is a clk exists and a rst

after that we parse the inputs and outputs so they can be regs and wires

after that we initialize the variables based on the inputs gathered and monitor all the outputs

lastly, we generate the tests and the randoms based on the inputs

```
C: > Users > Engy_ > Downloads > main.py
1  import random
2
3  def get_inputs_outputs(design):
4      # split all statements ending in ;
5      statements = design.split(';')
6      # get first statement which is the module initialization
7      moduleInitStatement = statements[0]
8      # remove any redundant spaces
9      moduleInitStatement = ' '.join(moduleInitStatement.split())
10     # get ports area by getting the loc of the two parentheses
11     portsArea = moduleInitStatement[moduleInitStatement.find('(') + 1: moduleInitStatement.find(')')].strip()
12     # array of ports
13     ports = portsArea.split(",")
14
15     inputs = []
16     outputs = []
17
18     # iterate over each port
19     for port in ports:
20         # split to port type(input, output) and any other type including reg or wire..
21         portTypeAndName = port.strip(" ").split(" ")
22         # port type(input, output)
23         portType = portTypeAndName[0]
24         # other data including port name and bit count if vector
25         portName = portTypeAndName[1:]
26         if portType == "input":
27             inputs.append(' '.join(portTypeAndName[1:]))
28         else:
29             outputs.append(' '.join(portTypeAndName[1:]))
```



```
29         outputs.append(' '.join(portTypeAndName[1:]))
30     return inputs, outputs
31
32
33     def init_inputs(inputs):
34         s = ""
35         for inp in inputs:
36             inp = inp.replace("reg ", "").replace("wire ", "")
37             if "clk" in inp:
38                 s+=f"{inp} = 1;\n"
39                 continue
40             if "rst" in inp:
41                 s+=f"{inp} = 0;\n"
42                 continue
43             if len(inp.split()) == 1:
44                 s+= f"{inp} = 0;\n"
45             else:
46                 s+= f"{inp.split()[1]} = 0;\n"
47
48         return s
49
50
51     def generate_tests(inputs, outputs):
52         s=""
53         for l in range(6):
54             for inp in inputs:
55                 if 'clk' in inp:
```

```
51     def generate_tests(inputs, outputs):
52         s=""
53         for l in range(6):
54             for inp in inputs:
55                 if 'clk' in inp:
56                     continue
57                 if 'rst' in inp:
58                     continue
59                 inp = inp.replace("reg", "").replace("wire", "")
60                 # print(inp)
61                 if len(inp.split()) == 1:
62                     bit = random.randrange(0,2)
63                     s+= f"#2 {inp} = 1'b{bit};\n"
64                 else:
65                     n = int(inp.split()[0][1])
66                     bits = ''
67                     for i in range(n):
68                         bits += str(random.randrange(0,2))
69                     s+= f"#2 {inp.split()[1]} = {n+1}'b{bits};\n"
70
71                 if(l==0):
72                     for out in outputs:
73                         if len(out.split()) > 1:
74                             out = out.split()[-1]
75                             s+= f'$mointor("monitor value =%b" , {out});\n'
76                 s+= f'$display("Test case {l+1}"); \n'
77                 s+= "#40;\n\n"
78
```

```

71         if(l==0):
72             for out in outputs:
73                 if len(out.split()) > 1:
74                     out = out.split()[-1]
75                     s+= f'$monitor("monitor value =%b" , {out});\n'
76             s+= f'$display("Test case {l+1}"); \n'
77             s+="#40;\n\n"
78
79     return s
80
81
82 def generate_randoms(inputs):
83     rst = extract_reset(extracted_inputs)
84     s=''
85     if rst:
86         s+="rst=0;\nrst=1;\n"
87         s+="for(i=0;i<1000000;i=i+1)\nbegin\n\n#40\n"
88         for l in range(6):
89             seed = random.choice(["seed1", "seed2", "seed3"])
90             for inp in inputs:
91                 if 'clk' in inp:
92                     continue
93                 if 'rst' in inp:
94                     continue
95                 inp = inp.replace("reg ", "").replace("wire", "")
96                 if len(inp.split()) == 1:
97                     bit = random.randrange(0,2)
98                     s+= f"#2 {inp} = $random({seed});\n"
99
100             else:
101                 n = int(inp.split()[0][1])
102                 bits = ''
103                 for i in range(n):
104                     bits += str(random.randrange(0,2))
105                 s+= f"#2 {inp.split()[1]} = $random({seed});\n"
106                 # s+= f"#2 {inp} = $random({seed});\n"
107
108             s+="#40;\n\n"
109
110         s+="end\n"
111
112     return s
113
114 def generate_list(string: str, item):
115     for line in string.split('\n'):
116         if item in line:
117             yield line
118
119 def parsed_instantiations(inputs):
120     s = ""
121     for inp in inputs:
122         list1 = inp.split(" ")
123         inputName = list1[len(list1)-1]
124         s+= f"        {inputName}({inputName}),\n"
125     s = s[0:len(s)-2]
126     return s
127
128 def extract_clock(inputs):

```



```
129         if "clk" in inp:
130             #return "always #5 clk = !clk;"
131             return ""
132     initial
133     begin
134         clk = 0;
135         forever begin
136             #5;
137             clk = ~clk;
138         end
139     end
140 end
141     """
142     return ""
143
144 def extract_reset(inputs):
145     for inp in inputs:
146         if "rst" in inp:
147             return "#10 rst = 1;\n"
148     return ""
149
150 def parsed_inputs(inputs):
151     s = ""
152     for inp in inputs:
153         replacedStr = inp.replace("reg ", "").replace("wire", "")
154         s+= f"reg {replacedStr};\n"
155
156     return s
157
158 def parsed_outputs(inputs):
159     s = ""
160     for inp in inputs:
161         replacedStr = inp.replace("reg ", "").replace("wire", "")
162         s+= f"wire {replacedStr};\n"
163
164     return s
165
166 # design = open("../2- Shift_Register/Shifter.v").read()
167 # design = open("../AND_GATE_assign.v").read()
168
169 x = input("Enter file name: ")
170 design = open(x).read()
171
172 module_name = design.split()[1]
173
174 extracted_inputs, extracted_outputs = get_inputs_outputs(design)
175 clk = extract_clock(extracted_inputs)
176 rst = extract_reset(extracted_inputs)
177 test_inputs = parsed_inputs(extracted_inputs)
178
179 test_outputs = parsed_outputs(extracted_outputs)
180
181 parsed_instantiations = parsed_instantiations(extracted_inputs+extracted_outputs)
182
183 initial = init_inputs(extracted_inputs)
184 tests = generate_tests(extracted_inputs, extracted_outputs)
185 randoms = generate_randoms(extracted_inputs)
```

```
178 test_outputs = parsed_outputs(extracted_outputs)
179
180 parsed_instantiations = parsed_instantiations(extracted_inputs+extracted_outputs)
181
182 inital = init_inputs(extracted_inputs)
183 tests = generate_tests(extracted_inputs, extracted_outputs)
184 randoms = generate_randoms(extracted_inputs)
185
186
187 out = f"""module {module_name}_tb ();
188 {test_inputs}
189 {test_outputs}
190
191 {module_name} DUT (
192 {parsed_instantiations}
193 );
194
195 integer seed1=10;
196 integer seed2=20;
197 integer seed3=30;
198 integer i=0;
199
200 {clk}
201
202 initial
203     begin
204         $dumpfile("{module_name}.vcd");
205         $dumpvars ;
206
207 //initial values
198 integer i=0;
199
200 {clk}
201
202 initial
203     begin
204         $dumpfile("{module_name}.vcd");
205         $dumpvars ;
206
207 //initial values
208 {inital}
209
210     #40;
211 {tests}
212 {randoms}
213 {"rst = 0;" if rst else ""}
214     #100;
215     $finish();
216     end
217
218
219
220 endmodule
221 """
222 # print(out)
223 print(extracted_outputs)
224 output_file = open(module_name+"_tb.v", "w+").write(out)
```

Figure 5 python code

3 Test benches

3.1 And gate test bench

```
1  module and_gate_tb ();
2      reg in1;
3      reg in2;
4
5      wire out;
6
7
8      and_gate DUT (
9          .in1(in1),
10         .in2(in2),
11         .out(out)
12     );
13
14     integer seed1=10;
15     integer seed2=20;
16     integer seed3=30;
17     integer i=0;
18
19
20
21     initial
22     begin
23         $dumpfile("and_gate.vcd");
24         $dumpvars ;
25
26         //initial values
27         in1 = 0;
28         in2 = 0;
29
30
31         #40;
32         #2 in1 = 1'b1;
33         #2 in2 = 1'b0;
34         $monitor("monitor value =%b" , out);
35         $display("Test case 1");
36         #40;
37
38         #2 in1 = 1'b0;
39         #2 in2 = 1'b0;
40         $display("Test case 2");
41         #40;
42
43         #2 in1 = 1'b1;
44         #2 in2 = 1'b0;
45         $display("Test case 3");
46         #40;
47
48         #2 in1 = 1'b0;
49         #2 in2 = 1'b1;
50         $display("Test case 4");
51         #40;
52
53         #2 in1 = 1'b1;
54         #2 in2 = 1'b1;
```

```
54 #2 in2 = 1'b1;
55 $display("Test case 5");
56 #40;
57
58 #2 in1 = 1'b0;
59 #2 in2 = 1'b0;
60 $display("Test case 6");
61 #40;
62
63
64 for(i=0;i<1000000;i=i+1)
65 begin
66 #40
67 #2 in1 = $random(seed3);
68 #2 in2 = $random(seed3);
69 #40;
70
71 #2 in1 = $random(seed3);
72 #2 in2 = $random(seed3);
73 #40;
74
75 #2 in1 = $random(seed2);
76 #2 in2 = $random(seed2);
77 #40;
78
79 #2 in1 = $random(seed1);
80 #2 in2 = $random(seed1);
81 #40;
82
83 #2 in1 = $random(seed3);
84 #2 in2 = $random(seed3);
85 #40;
86
87 #2 in1 = $random(seed1);
88 #2 in2 = $random(seed1);
89 #40;
90
91 end
92
93
94 #100;
95 $finish();
96 end
97
98
99
100 endmodule
```

Figure 6 and test bench




Figure 7 and wavelength

As we made the loop one million for randomization the display is in between almost one million line so this picture is when one million loop

```
# monitor value =0  
# monitor value =1  
# monitor value =0  
# monitor value =1  
# monitor value =0  
# monitor value =1  
# monitor value =0  
# monitor value =1  
# monitor value =0  
# monitor value =1  
# monitor value =0  
# monitor value =1  
# monitor value =0  
# monitor value =1  
# monitor value =0  
# monitor value =1  
# monitor value =0  
# monitor value =1  
# monitor value =0  
# monitor value =1  
# monitor value =0  
# monitor value =1  
# monitor value =0  
  
** Note: $finish           : C:/questasim64_10.7c/examples/shifter_tb.v(98)  
Time: 304000404 ns      Iteration: 0    Instance: /and_gate_tb  
# 1  
# Break in Module and_gate_tb at C:/questasim64_10.7c/examples/shifter_tb.v line 98
```

Figure 8 monitor of and

However, to make display visible we just decreased the loop for the testing only so it can be easier to detect but the main code will be one million

```
VSIM 2> run -all
# Test case 1
# monitor value =0
# Test case 2
# Test case 3
# Test case 4
# monitor value =1
# Test case 5
# monitor value =0
```

Figure 9 and gate display and monitor

3.2 Shifter test bench

```
1  module shifter_tb ();
2  reg clk;
3  reg load;
4  reg right;
5  reg left;
6  reg [4:0] in_value;
7
8  wire [4:0] value;
9
10
11  shifter DUT (
12      .clk(clk),
13      .load(load),
14      .right(right),
15      .left(left),
16      .in_value(in_value),
17      .value(value)
18  );
19
20  integer seed1=10;
21  integer seed2=20;
22  integer seed3=30;
23  integer i=0;
24
25
26  initial
27  begin
28      clk = 0;
29      forever begin
30          #5;
31          clk = ~clk;
32      end
33  end
34
35
36
37  initial
38  begin
39      $dumpfile("shifter.vcd");
40      $dumpvars ;
41
42      //initial values
43      clk = 1;
44      load = 0;
45      right = 0;
46      left = 0;
47      in_value = 0;
48  end
```



```
50     #40;
51     #2 load = 1'b0;
52     #2 right = 1'b0;
53     #2 left = 1'b1;
54     #2 in_value = 5'b0000;
55     $monitor("monitor value =%b" , value);
56     $display("Test case 1");
57     #40;
58
59     #2 load = 1'b0;
60     #2 right = 1'b0;
61     #2 left = 1'b1;
62     #2 in_value = 5'b0000;
63     $display("Test case 2");
64     #40;
65
66     #2 load = 1'b0;
67     #2 right = 1'b1;
68     #2 left = 1'b1;
69     #2 in_value = 5'b1001;
70     $display("Test case 3");
71     #40;
72
73     #2 load = 1'b0;
74     #2 right = 1'b1;
75     #2 left = 1'b0;
76     #2 in_value = 5'b1111;
77     $display("Test case 4");
78     #40;
79
80     #2 load = 1'b0;
81     #2 right = 1'b1;
82     #2 left = 1'b1;
83     #2 in_value = 5'b0110;
84     $display("Test case 5");
85     #40;
86
87     #2 load = 1'b0;
88     #2 right = 1'b0;
89     #2 left = 1'b0;
90     #2 in_value = 5'b0010;
91     $display("Test case 6");
92     #40;
93
94
95     for(i=0;i<1000000;i=i+1)
96     begin
97         #40
```

```
94
95   for(i=0;i<1000000;i=i+1)
96   begin
97     #40
98     #2 load = $random(seed1);
99     #2 right = $random(seed1);
100    #2 left = $random(seed1);
101    #2 in_value = $random(seed1);
102    #40;
103
104    #2 load = $random(seed2);
105    #2 right = $random(seed2);
106    #2 left = $random(seed2);
107    #2 in_value = $random(seed2);
108    #40;
109
110    #2 load = $random(seed1);
111    #2 right = $random(seed1);
112    #2 left = $random(seed1);
113    #2 in_value = $random(seed1);
114    #40;
115
116    #2 load = $random(seed2);
117    #2 right = $random(seed2);
118    #2 left = $random(seed2);
119    #2 in_value = $random(seed2);
120    #40;
121
122    #2 load = $random(seed3);
123    #2 right = $random(seed3);
124    #2 left = $random(seed3);
125    #2 in_value = $random(seed3);
126    #40;
127
128    #2 load = $random(seed3);
129    #2 right = $random(seed3);
130    #2 left = $random(seed3);
131    #2 in_value = $random(seed3);
132    #40;
133
134   end
135
136
137   #100;
138   $finish();
139   end
140
141
142
143   endmodule
144
```

Figure 10 shifter test bench




Figure 11 shifter wavelength

As we made the loop one million for randomization the display is in between almost one million line so this picture is when one million loop

```
# monitor value =01100
# monitor value =11000
# monitor value =10000
# monitor value =00000
# monitor value =10011
# monitor value =01001
# monitor value =00100
# monitor value =00010
# monitor value =00001
# monitor value =00000
# monitor value =01100
# monitor value =00110
# monitor value =00011
# monitor value =00001
# monitor value =00000
# ** Note: $finish : C:/questasim64_10.7c/examples/shifter_tb.v(138)
# Time: 328000428 ns Iteration: 0 Instance: /shifter_tb
# 1
# Break in Module shifter_tb at C:/questasim64_10.7c/examples/shifter_tb.v line 138
VSIM 4>
```

Figure 12 monitor of shifter

However, to make display visible we just decreased the loop for the testing only so it can be easier to detect but the main code will be one million

```
# Test case 2
# monitor value =00000
# Test case 3
# Test case 4
# Test case 5
# Test case 6
# monitor value =11110
# monitor value =11100
# monitor value =11000
```

Figure 13 monitor and display shifter

3.3 MOORE test bench

```

1  module FSM_tb ();
2  reg X;
3  reg Y;
4  reg rst;
5  reg clk;
6
7  wire unlock;
8
9
10  FSM DUT (
11      .X(X),
12      .Y(Y),
13      .rst(rst),
14      .clk(clk),
15      .unlock(unlock)
16  );
17
18  integer seed1=10;
19  integer seed2=20;
20  integer seed3=30;
21  integer i=0;
22
23
24  initial
25  begin
26      clk = 0;
27      forever begin
28          #5;
29          clk = ~clk;
30      end
31  end
32
33  initial
34  begin
35      $dumpfile("FSM.vcd");
36      $dumpvars ;
37
38      //initial values
39      X = 0;
40      Y = 0;
41      rst = 0;
42      clk = 1;
43
44      #40;
45      #2 X = 1'b0;
46      #2 Y = 1'b1;
47      $monitor("monitor value =%b" , unlock);
48      $display("Test case 1");
49      #40;
50      #2 X = 1'b0;
51
52

```

```

43 rst = 0;
44 clk = 1;
45
46
47 #40;
48 #2 X = 1'b0;
49 #2 Y = 1'b1;
50 $monitor("monitor value =%b" , unlock);
51 $display("Test case 1");
52 #40;
53
54 #2 X = 1'b0;
55 #2 Y = 1'b1;
56 $display("Test case 2");
57 #40;
58
59 #2 X = 1'b0;
60 #2 Y = 1'b0;
61 $display("Test case 3");
62 #40;
63
64 #2 X = 1'b0;
65 #2 Y = 1'b0;
66 $display("Test case 4");
67 #40;
68
69 #2 X = 1'b1;
70 #2 Y = 1'b1;
71 $display("Test case 5");
72 #40;
73
74 #2 X = 1'b0;
75 #2 Y = 1'b0;
76 $display("Test case 6");
77 #40;
78
79
80 rst=0;
81 rst=1;
82 for(i=0;i<1000000;i=i+1)
83 begin
84 #40
85 #2 X = $random(seed3);
86 #2 Y = $random(seed3);
87 #40;
88
89 #2 X = $random(seed1);
90 #2 Y = $random(seed1);
91 #40;
92
93 #2 X = $random(seed2);
94 #2 Y = $random(seed2);
95 #40;
96
97 #2 X = $random(seed1);
98 #2 Y = $random(seed1);
99 #40;
100
101 #2 X = $random(seed1);
102 #2 Y = $random(seed1);
103 #40;
104
105 #2 X = $random(seed1);
106 #2 Y = $random(seed1);
107 #40;
108
109 end
110
111 rst = 0;
112 #100;
113 $finish();
114 end
115
116
117
118 endmodule
119

```

Figure 14 Moore test bench



4 Coverage

4.1 And coverage report

Coverage Report Summary Data by file				
====				
=== File: and.v				
=====				
Enabled Coverage	Active	Hits	Misses	% Covered
-----	----	----	----	-----
Stmts	1	1	0	100.00
FEC Expression Terms	2	2	0	100.00
Toggle Bins	6	6	0	100.00
=====				
=== File: and_gate_tb.v				
=====				
Enabled Coverage	Active	Hits	Misses	% Covered
-----	----	----	----	-----
Stmts	81	81	0	100.00
Toggle Bins	262	237	25	90.45
=====				
Total Coverage By File (code coverage only, filtered view): 96.89%				

Figure 17 and coverage report

4.2 Shifter coverage report

Coverage Report Summary Data by file				
====				
=== File: shifter.v				
=====				
Enabled Coverage	Active	Hits	Misses	% Covered
-----	----	----	----	-----
Stmts	6	6	0	100.00
Branches	4	4	0	100.00
Toggle Bins	38	38	0	100.00
=====				
=== File: shifter_tb.v				
=====				
Enabled Coverage	Active	Hits	Misses	% Covered
-----	----	----	----	-----
Stmts	136	136	0	100.00
Toggle Bins	284	259	25	91.19
=====				
Total Coverage By File (code coverage only, filtered view): 97.41%				

Figure 18 shifter coverage report

4.3 Moore coverage report

Coverage Report Summary Data by file				
====				
=== File: FSM.v				
=====				
Enabled Coverage	Active	Hits	Misses	% Covered
-----	----	----	----	-----
Stmts	29	20	9	68.96
Branches	31	21	10	67.74
FSMs				63.33
States	6	4	2	66.66
Transitions	10	6	4	60.00
Toggle Bins	22	16	6	72.72
=====				
=== File: FSM_tb.v				
=====				
Enabled Coverage	Active	Hits	Misses	% Covered
-----	----	----	----	-----
Stmts	87	87	0	100.00
Toggle Bins	266	239	27	89.84
=====				
Total Coverage By File (code coverage only, filtered view): 77.96%				

Figure 19 Moore coverage report