Two-Level Cache Simulator Performance Report

Computer Org. & Assembly Lang. - Project 2 Report - CSCE 2303

The American University in Cairo
Instructor: Dr. Mohammed Shalan

Ahmed Elzahaby - Youssef Hawash - Moaz El Damery July 22, 2025

1. Introduction

In modern computer architectures, memory latency presents a critical performance bottleneck. While processors have significantly increased in speed, accessing data from the main memory remains relatively slow. Therefore, in an attempt to mitigate this disparity, modern CPUs have employed multi-level cache hierarchies that store frequently accessed data closer to the processor.

This project aims to investigate the performance of a two-level cache hierarchy using a custombuilt simulator which models a set-associative, write-back caching system with configurable L1 line sizes. Thus, by incorporating realistic memory access patterns and penalties for cache misses, we aim to analyze how variations in cache line size affect the overall system performance, measured in terms of effective cycles per instruction (CPI), and analyze CPI results across different memory access generators and line sizes, ultimately helping to determine optimal cache configurations under realistic workloads.

2. Cache Simulator Design

2.1 Memory Hierarchy Description

The simulator models a two-level cache hierarchy alongside main memory. The specifications for each level are as follows:

• L1 Cache

- Size: 16 KB

- Line size: Variable (16 B, 32 B, 64 B, 128 B)

- Associativity: 4-way set associative

- Hit time: 1 cycle

• L2 Cache

- Size: 128 KB

- Line size: Fixed (64B)

- Associativity: 8-way set associative

- Hit time: 10 cycles

• Main Memory (DRAM)

- Size: 64 GB

- Access penalty: 50 cycles

2.2 System Assumptions

- 35% of the executed instructions are memory operations (loads/stores).
- 50% of the memory accesses are reads, and 50% are writes.
- Instruction fetches are handled by an ideal memory and do not affect CPI.
- Write-back cache policy is employed.
- Random replacement policy is used.
- The ideal CPI (100% L1 hit rate) is 1.

2.3 Simulator Algorithm Overview

The simulator runs a loop for one million instruction cycles. The structure is as follows:

- 1. Generate a random number p, ranging from 0 to 1.
- 2. If $p \leq 0.35$, simulate a memory instruction:
 - Generate a memory address via one of five memory generators.
 - Generate a random number rdwr, ranging from 0 to 1.
 - If rdwr is less than 0.5, then READ.
 - Else, WRITE
 - Pass the address to the L1 cache:
 - On L1 hit: cycles + +
 - On L1 miss: cycles+=1+10 (Penalty of accessing the L2 cache)
 - If L1 miss, pass the address to the L2 cache:
 - On L2 hit: cycles + +
 - On L2 miss: cycles + = 1 + 10 + 50 (Penalty of accessing the DRAM)
 - If L2 miss, pass the address to the DRAM.
- 3. If p > 0.35, count as a non-memory instruction: cycles + +

The CPI is calculated as:

$$CPI = \frac{Total\ Cycles}{1,000,000}$$

3. Implementation Plan

The simulator is implemented in a modular architecture using *TBD*. Key components include:

- CacheLine is a structure which holds the tag, valid, and dirty bits.
- The cache vectors are 2D Array meant to simulate the behavior of a real-life cache.
- Memory generator modules to simulate the different access patterns.
- Instrumentation for tracking total cycles and hit/miss statistics.

The simulator decodes memory addresses based on cache configuration (line size and associativity) and applies random replacement on cache misses. The write-back and dirty-bit logic are enforced for memory consistency.

4. Experimental Setup

The simulation plan includes:

- 5 memory generators: Each with a distinct pattern (e.g., random, sequential).
- 4 L1 line sizes: 16 B, 32 B, 64 B, 128 B.
- 20 total simulations: Each combination of generator and line size.

Each simulation will report the effective CPI with the final results being visualized using line graphs that plots the CPI vs line size for each generator.

5. Simulation Results

In this section, each generator will be analyzed in its own subsection, along with its corresponding graph and table. Below is a graph displaying the CPI, on the Y-axis, vs the L1 line size, on the X-axis, with all five curves representing the five memory generators:




Figure 1: All generators graph

5.1 Generator 1 Analysis




Figure 2: Generator 1 Graph



Figure 3: Generator 1 Table

After analyzing the results from generator 1, the following has been observed: Because Generator 1 issues strictly sequential addresses, it maximizes spatial locality: each cold miss brings in a contiguous block of data that the very next accesses will use. As you increase the line size from 16 B to 128 B, each miss fetches more useful bytes, driving the L1 miss rate down (from 6.25~% at 16 B to 0.78~% at 128~B). The result is a smooth, monotonic decline in CPI, falling from 1.94 at 16~B to 1.28 at 128~B.

5.2 Generator 2 Analysis




Figure 4: Generator 2 Graph



Figure 5: Generator 2 Table

After analyzing the results from generator 2, the following has been observed: Generator 2 issues uniform random accesses within a 24 KB region. Because the working set (24 KB) exceeds the 16 KB L1 cache, L1 sees a steady miss rate of about 33 % regardless of line size (e.g. 0.336 at 16 B \rightarrow 0.332 at 128 B). However, that entire 24 KB region still comfortably fits in the 128 KB L2 cache, so nearly every L1 miss is satisfied by an L2 hit (L2 miss rate 0.0033).

5.3 Generator 3 Analysis




Figure 6: Generator 3 graph



Figure 7: Generator 3 Table

After analyzing the results from generator 3, the following has been observed: Generator3 drives a purely random stream over a 1MB region, so it completely destroys spatial locality and incurs very high CPI. You see a downward slope as line size grows, as larger lines bring in more bytes per miss, slightly boosting the chance that a subsequent random access hits data already in the cache. However, as soon as the L1 line size exceeds the L2 line size, each L1 block spans two L2 blocks. In that matter every L1 write-back populates only the first half of the corresponding L2 block, effectively "demolishing" half of each cached line. The result is a sudden jump in miss penalties (and hence CPI) once L1's line size outstrips L2's. That misalignment continues to worsen as you further increase L1's block size, so the CPI curve rises sharply beyond the optimal match point.

5.4 Generator 4 Analysis




Figure 8: Generator 4 graph



Figure 9: Generator 4 Table

After analyzing the results from generator 4, the following has been observed: this pattern walks through a fixed 4 KB buffer sequentially, the entire working set fits in the 16 KB L1 cache after just one pass. So it shows a steady rate of CPI = 1.

5.5 Generator 5 Analysis




Figure 10: Generator 5 graph



Figure 11: Generator 5 Table

After analyzing the results from generator 5, the following has been observed: For Generator 5, it implements a stride access every 32 addresses, hence its access pattern is 0,32,64,96,128,..... So if L1 line size is 32 or below all address will miss with a cold start as we can notice in the table, but when the size increases we can see how the miss rate decreases significantly.

6. Conclusion

In conclusion, this project explored how the cache line size affects the memory system performance within a two-level cache hierarchy. By simulating realistic memory access patterns using five distinct generators, we were able to quantify the impact of varying L1 cache line sizes on the effective

cycles per instruction (CPI).

The results demonstrated that there is no universally optimal line size; with the performance being highly dependent on the access patterns. For example, generators with high spatial locality (such as Generator 4) benefited from larger line sizes, exhibiting minimal miss rates and near-ideal CPI values. In contrast, access patterns with poor spatial locality (such as Generator 3) suffered from high miss rates and CPI values regardless of line size, emphasizing the limitations of large cache lines under random or sparse access conditions.

Generator 1 and 2, on the other hand, showed moderate performance gains with increased line size, but their relatively high L1 miss rates suggest that their patterns did not fully utilize the spatial advantages of larger lines. Meanwhile, Generator 5 illustrated the trade-offs between L1 and L2 performances: decreasing L1 miss rates at the cost of increasing L2 traffic.

Ultimately, the simulator affirmed the critical role of cache configuration in system performance while highlighting how architectural decisions, such as cache line sizing, must be tailored to the expected memory access behavior of the workloads. Additionally, alternative replacement policies, prefetching logic, or simulating multi-threaded execution may be incorporated in the future to further enrich the analysis.

7. Future Results




Figure 12: Advanced Simulator