
Single Cycle Project.



<u>Tested Instruction & their</u> <u>corresponding object code:</u>

```
X"00", X"85", X"10", X"20" --> add $v0, $a0,

X"AC", X"02", X"00", X"08" --> SW $v0, 8($zero)


X"8C", X"06", X"00", X"08" --> lw $a2, 8($zero)

X"10", X"46", X"00", X"01" --> beq $v0, $a2, Good Processor

X"00", X"46", X"88", X"2A" --> slt $s1, $v0, $a2

X"00", X"A4", X"88", X"22" --> Good Processor: sub $s1, $a1, $a0
```

Screen shot of simulation:



Screen Shoot of VHDL components:

