






NAND:




SAH:




SR:



NOR:




COMP:




PART 2: SAR Logic


Create the schematic of SAR logic as shown below




Create a testbench to verify SAR logic operation. Set $F_{CLK} = (N_{BIT} + 2) * F_S$, where $N_{BIT} = 8$ and $F_S = 1\text{MHz}$.




a. CMP is all zeros

[illegible]

c. CMP is alternating ones and zero



CLK	DW7	DW6	DW5	DW4	DW3	DW2	DW1	DW0	CMP
1)Reset	0	0	0	0	0	0	0	0	-
2	1	0	0	0	0	0	0	0	B7
3	1	1	0	0	0	0	0	0	B6
4	1	0	1	0	0	0	0	0	B5
5	1	0	1	1	0	0	0	0	B4
6	1	0	1	0	1	0	0	0	B3
7	1	0	1	0	1	1	0	0	B2
8	1	0	1	0	1	0	1	0	B1
9	1	0	1	0	1	0	1	1	B0
10	1	0	1	0	1	0	1	0	-




Briefly explain in your own words how does this design work and how does it implement the successive approximation algorithm

We used a sample and hold circuit to capture the input voltage of the ADC and hold it as long as needed , The input voltage then compared to the DAC output if the voltages are equal then the counter value corresponds the analog input voltage if not , the counter (connected to the DAC input) value is changed and compared again and so on , the SAR algorithm is just like the binary search algorithm as the initial value of the counter is half the range of the ADC and the value is changed by half the weight each bit added or removed


PART 3: SAR ADC Testbench

Transmission gate schematic.







Capacitive DAC schematic.



SAR ADC schematic.



SAR ADC testbench.




PART 4: DC Functional Test

The values which I simulated with:

Global Variables		
<input checked="" type="checkbox"/>	SW_POS	2
<input checked="" type="checkbox"/>	tcphlq	1n
<input checked="" type="checkbox"/>	tcplhq	1n
<input checked="" type="checkbox"/>	VCM	$0.5 \cdot (VREFP + VREFN)$
<input checked="" type="checkbox"/>	VDD	2
<input checked="" type="checkbox"/>	vhi	2
<input checked="" type="checkbox"/>	VIN	VREFN
<input checked="" type="checkbox"/>	vlo	0
<input checked="" type="checkbox"/>	VREFN	$0.25 \cdot VDD$
<input checked="" type="checkbox"/>	VREFP	$0.75 \cdot VDD$
<input checked="" type="checkbox"/>	TCLK	100n
<input checked="" type="checkbox"/>	TRF	100p
<input checked="" type="checkbox"/>	TS	$(NBIT+2) \cdot TCLK$
<input checked="" type="checkbox"/>	CP	$12.8 \cdot CU$
<input checked="" type="checkbox"/>	CU	20f
<input checked="" type="checkbox"/>	NBIT	8
<input checked="" type="checkbox"/>	VLSB	$(VREFP - VREFN) / 256$
<input checked="" type="checkbox"/>	TDROP	TS
<input checked="" type="checkbox"/>	TSTOP	$3 \cdot TS$


Run transient simulation for three cases of VIN:

a. VIN = VREFN → output will be all zeros




Notice that the output at the end of conversion is all zeros as expected

Report the waveforms of VIN and VSAR overlaid




b. $V_{IN} = V_{REFN} + (128+32+8+2+0.5)*V_{LSB} \rightarrow$ output will be alternating zeros and ones




Notice how the output at the end of conversion is alternating between 1 and 0 as expected

Report the waveforms of VIN and VSAR overlaid




Report the waveforms of SMPL, CLK, CMP, and EOC



c. VIN = VREFP → output will be all ones

Data View		
Global Variables		
<input checked="" type="checkbox"/>	SW_POS	1
<input checked="" type="checkbox"/>	tcplhq	1n
<input checked="" type="checkbox"/>	tcplhq	1n
<input checked="" type="checkbox"/>	VCM	$0.5 \cdot (VREFP + VREFN)$
<input checked="" type="checkbox"/>	VDD	2
<input checked="" type="checkbox"/>	vhi	2
<input checked="" type="checkbox"/>	VIN	VREFP
<input checked="" type="checkbox"/>	vlo	0
<input checked="" type="checkbox"/>	VREFN	$0.25 \cdot VDD$
<input checked="" type="checkbox"/>	VREFP	$0.75 \cdot VDD$
<input checked="" type="checkbox"/>	TCLK	100n
<input checked="" type="checkbox"/>	TRF	100p
<input checked="" type="checkbox"/>	TS	$(NBIT+2) \cdot TCLK$
<input checked="" type="checkbox"/>	CP	$12.8 \cdot CU$
<input checked="" type="checkbox"/>	CU	20f
<input checked="" type="checkbox"/>	NBIT	8
<input checked="" type="checkbox"/>	VLSB	$(VREFP - VREFN) / 256$
<input checked="" type="checkbox"/>	TDROP	$0.5 / FIN$
<input checked="" type="checkbox"/>	TSTOP	$NCYC / FIN + TDROP$
<input checked="" type="checkbox"/>	NFFT	64
<input checked="" type="checkbox"/>	NCYC	5
<input checked="" type="checkbox"/>	FIN	$(NCYC / NFFT) / TS$
<input checked="" type="checkbox"/>	VPK	$VDD / 4$


Plot transient waveforms of VIN and VOUT



This is what the lab manual required


But here is another version where I put a dc voltage of 1 volt to the input sine wave

Plot transient waveforms of VIN and VOUT




Fri Feb 10 13:59:26 2023 1

Plot the FFT of the VOUT to measure the ENOB and other performance parameters.




1

Here are the spectrum performance parameters.




PART 6: Fully-Differential SAR ADC


Create a new schematic for fully-differential SAR ADC




Create a new schematic for fully-differential SAR ADC testbench



Plot transient waveforms of VIN and VOUT.



Plot the FFT of the VOUT to measure the ENOB and other performance parameters.



Here are the spectrum performance parameters.

Spectrum	
Outputs	
Measurement	Value
value(VT("/VOUT")) "TST...	
ENOB	7.9719593 (bits)
SINAD	49.754195 (dB)
SNR	49.375545 (dB)
SFDR	54.059194 (dBc)
THD	0.091654776 (%)
THD	-60.756898 (dB)
Signal Power	-6.0246885 (dB)
DC Power	-0.016981217 (d...
Noise Floor/Bin	-70.451733 (dB)
Noise Floor/rtHz	-112.25205 (dB)
Total Harmonic Power	-66.781587 (dB)
Peak Harmonic Power	-67.79818 (dB)

notice that the differential architecture gave better ENOB,THD.