


# UVM\_Project

## Verification plan:

Label	Description	Stimulus Generation	Functional Coverage (Later)	Functionality Check
FIFO_1	When the reset is asserted, raise empty flag and lower other flags and counters	Directed at the start of the simulation	-	reset assertion
FIFO_2	wr_en=1, full=0 so, datain is written in fifo	randomized during simulation	cross coverage containing wr_en	checked using waveform
FIFO_3	rd_en=1, empty=0 so, dataout=data in fifo	randomized during simulation	cross coverage containing rd_en	checked using scoreboard
FIFO_4	wr_en=1, full=1 so raise overflow	randomized during simulation	cross coverage containing wr_en & overflow	overflow assertion
FIFO_5	rd_en=1, empty=1 so, raise underflow	randomized during simulation	cross coverage containing rd_en & empty	underflow assertion
FIFO_6	count==8 so, raise full flag	randomized during simulation	cross coverage containing full	full assertion
FIFO_7	count=7 so, raise almostfull flag	randomized during simulation	cross coverage containing almostempty	almostfull assertion
FIFO_8	count=0 so, raise empty flag	randomized during simulation	cross coverage containing empty	empty assertion
FIFO_9	count=1 so, raise almostempty flag	randomized during simulation	cross coverage containing almostempty	almostempty assertion
FIFO_10	wr_en=1, full=0 so, raise wr_ack	randomized during simulation	cross coverage containing wr_ack	wr ack assertion

Drawing testbench using draw.io:



Top module generates clock, instantiates DUT and interface and runs Test. Test builds env which creates the agent and gets vif and pass it to config object. Agent gets config object and creates driver which drive signals through seq\_item and sequencer to manage flow of data between sequence and driver and monitor passes data to be written in sequencer to start check and coverage

## Coverage report:

```
== Instance: /top/DUT
== Design Unit: work.FIFO
=====
Branch Coverage:
  Enabled Coverage      Bins      Hits      Misses   Coverage
  -----      -----      -----      -----
  Branches           25       25        0   100.00%
```

```
Condition Coverage:
  Enabled Coverage      Bins      Covered      Misses   Coverage
  -----      -----      -----      -----
  Conditions          24       24        0   100.00%
```

```
=====Condition Details=====
```

```
Condition Coverage for instance /top/DUT --
```

```
Statement Coverage:
  Enabled Coverage      Bins      Hits      Misses   Coverage
  -----      -----      -----      -----
  Statements          34       34        0   100.00%
```

```
=====Statement Details=====
```

```
Statement Coverage for instance /top/DUT --
```

```
Toggle Coverage:
  Enabled Coverage      Bins      Hits      Misses   Coverage
  -----      -----      -----      -----
  Toggles            106      106        0   100.00%
```

```
=====Toggle Details=====
```

```
Toggle Coverage for instance /top/DUT --
```

```

==> Instance: /cvg_collector_pkg
==> Design Unit: work.cvg_collector_pkg
=====
Covergroup Coverage:
  Covergroups          1      na      na  100.00%
  Coverpoints/Crosses 16      na      na    na
  Covergroup Bins     58      58      0   100.00%
TOTAL DIRECTIVE COVERAGE: 100.00% COVERS: 14

ASSERTION RESULTS:
-----


| Name                                                              | File(Line)             | Failure Count | Pass Count |
|-------------------------------------------------------------------|------------------------|---------------|------------|
| /top/DUT/fifo_sva_inst/rst_assertion                              | fifo_assertions.sv(72) | 0             | 1          |
| /top/DUT/fifo_sva_inst/full_assertion                             | fifo_assertions.sv(73) | 0             | 1          |
| /top/DUT/fifo_sva_inst/almostfull_assertion                       | fifo_assertions.sv(74) | 0             | 1          |
| /top/DUT/fifo_sva_inst/empty_assertion                            | fifo_assertions.sv(75) | 0             | 1          |
| /top/DUT/fifo_sva_inst/almostempty_assertion                      | fifo_assertions.sv(76) | 0             | 1          |
| /top/DUT/fifo_sva_inst/overflow_assertion                         | fifo_assertions.sv(77) | 0             | 1          |
| /top/DUT/fifo_sva_inst/underflow_assertion                        | fifo_assertions.sv(78) | 0             | 1          |
| /top/DUT/fifo_sva_inst/wr_ack_assertion                           | fifo_assertions.sv(79) | 0             | 1          |
| /top/DUT/fifo_sva_inst/counters_write_assertion                   | fifo_assertions.sv(80) | 0             | 1          |
| /top/DUT/fifo_sva_inst/counters_read_assertion                    | fifo_assertions.sv(81) | 0             | 1          |
| /top/DUT/fifo_sva_inst/wr_rd_both_empty_assertion                 | fifo_assertions.sv(82) | 0             | 1          |
| /top/DUT/fifo_sva_inst/wr_rd_both_full_assertion                  | fifo_assertions.sv(83) | 0             | 1          |
| /top/DUT/fifo_sva_inst/count_inc_assertion                        | fifo_assertions.sv(84) | 0             | 1          |
| /top/DUT/fifo_sva_inst/count_dec_assertion                        | fifo_assertions.sv(85) | 0             | 1          |
| /sequence_pkg/write_read_Sequence/body/#ublk#50851543#61/immed_64 | fifo_sequence.sv(64)   | 0             | 1          |


```

## Do file:

```

vlib work
vlog -f src_files.txt +cover -covercells
vsim -voptargs=+acc work.top -cover
add wave /top/f_if/*
add wave /top/DUT/mem
add wave /top/DUT/wr_ptr
add wave /top/DUT/rd_ptr
add wave /top/DUT/count
coverage save top.ucdb -onexit
run -all

```

## Src\_files.txt:

```
fifo_interface.sv
FIFO.sv
fifo_seq_item.sv
fifo_sequencer.sv
fifo_sequence.sv
fifo_config_obj.sv
fifo_driver.sv
fifo_monitor.sv
fifo_agent.sv
fifo_cvg_collector.sv
fifo_scoreboard.sv|
fifo_env.sv
fifo_test.sv
fifo_assertions.sv
fifo_top.sv
```

## Interface:

```
1  interface fifo_if (clk) ;
2    parameter FIFO_WIDTH = 16;
3    parameter FIFO_DEPTH = 8;
4    input clk;
5    logic [FIFO_WIDTH-1:0] data_in;
6    logic rst_n, wr_en, rd_en;
7    logic [FIFO_WIDTH-1:0] data_out;
8    logic wr_ack, overflow;
9    logic full, empty, almostfull, almostempty, underflow;
10   modport DUT (
11     input data_in,clk, rst_n, wr_en, rd_en,
12     output data_out,wr_ack,overflow,full,empty,almostfull,almostempty,underflow
13   );
14 endinterface
```

## Design (bugs mentioned as comments) :

```
8  module FIFO(fifo_if.DUT f_if);
9  parameter FIFO_WIDTH = 16;
10 parameter FIFO_DEPTH = 8;
11 logic [FIFO_WIDTH-1:0] data_in;
12 logic clk, rst_n, wr_en, rd_en;
13 logic [FIFO_WIDTH-1:0] data_out;
14 logic wr_ack, overflow;
15 logic full, empty, almostfull, almostempty, underflow;
16
17 assign clk=f_if.clk;
18 assign data_in=f_if.data_in;
19 assign rst_n=f_if.rst_n;
20 assign wr_en=f_if.wr_en;
21 assign rd_en=f_if.rd_en;
22 assign f_if.data_out=data_out;
23 assign f_if.wr_ack=wr_ack;
24 assign f_if.overflow=overflow;
25 assign f_if.full=full;
26 assign f_if.empty=empty;
27 assign f_if.almostfull=almostfull;
28 assign f_if.almostempty=almostempty;
29 assign f_if.underflow=underflow;
30
31 localparam max_fifo_addr = $clog2(FIFO_DEPTH);
32
33 reg [FIFO_WIDTH-1:0] mem [FIFO_DEPTH-1:0];
34 reg [max_fifo_addr-1:0] wr_ptr, rd_ptr;
35 reg [max_fifo_addr:0] count;
36
37 always @ (posedge clk or negedge rst_n) begin
38   if (!rst_n) begin
39     | wr_ptr <= 0; overflow<=0; wr_ack<=0; // 
40   end
41   else if (wr_en && count < FIFO_DEPTH) begin
42     | mem[wr_ptr] <= data_in;
43     | wr_ack <= 1;
44     | wr_ptr <= wr_ptr + 1;
```

```

45      |      overflow<=0;    //overflow=0 as fifo is not full since count<fifo_depth
46      |      end
47      |      else begin
48      |          wr_ack <= 0;
49      |          if (full && wr_en) //&& not &
50      |              |      overflow <= 1;
51      |          else overflow <= 0;
52      |      end
53  end
54
55 always @(posedge clk or negedge rst_n) begin
56     if (!rst_n) begin
57         |      rd_ptr <= 0; underflow<=0;    //underflow is sequential
58     end
59     else if (rd_en && count != 0) begin
60         |      data_out <= mem[rd_ptr];
61         |      rd_ptr <= rd_ptr + 1;
62         |      underflow<=0; //underflow=0 since fifo is not empty as count !=0
63     end
64     else begin
65         |      if(empty && rd_en)  //added if else of the sequential output underflow
66         |          underflow<=1;
67         |      else underflow<=0;
68     end
69 end
70
71 always @(posedge clk or negedge rst_n) begin
72     if (!rst_n) begin
73         |      count <= 0;
74     end
75     else begin //count value wasn't changing if rd_en==1 && wr_en==1
76         |      if ( ({wr_en, rd_en} == 2'b10) && !full)
77             |          count<=count+1;
78         |      else if ( ({wr_en, rd_en} == 2'b01) && !empty)
79             |          |      count<=count-1;
80         |      else if ( wr_en && rd_en && empty)
81             |          count<=count+1;
82         |      else if ( wr_en && rd_en && full)
83             |          count<=count-1;
84     end
85 end
86
87 assign full = (count == FIFO_DEPTH)? 1 : 0;
88 assign empty = (count == 0)? 1 : 0;
89 //assign underflow = (empty && rd_en)? 1 : 0; underflow is sequential
90 assign almostfull = (count == FIFO_DEPTH-1)? 1 : 0; //almostfull is @count=7 not 6
91 assign almostempty = (count == 1)? 1 : 0;

```

## Seq\_item:

```
1 package fifo_seq_item_pkg;
2 import uvm_pkg::*;
3 `include "uvm_macros.svh"
4 class MySequenceItem extends uvm_sequence_item;
5 `uvm_object_utils(MySequenceItem);
6 rand logic [15:0] data_in;
7 rand logic rst_n, wr_en, rd_en;
8 logic [15:0] data_out;
9 logic wr_ack, overflow;
10 logic full, empty, almostfull, almostempty, underflow;
11     function new(string name="MySequenceItem");
12         super.new(name);
13     endfunction //new()
14
15     function string convert2string();
16     return $sformatf ("%s,rst_n=%0b%0b,wr_en=%0b%0b,rd_en=%0b%0b,data_in=%0b%0b,wr_ack=%0b%0b,overflow=%0b%0b,full=%0b%0b,empty=%0b%0b,almostfull=%s,al
17     endfunction
18
19     function string convert2string_stimulus();
20     return $sformatf ("rst_n=%0b%0b,wr_en=%0b%0b,rd_en=%0b%0b,data_in=%0b%0b",rst_n,wr_en,rd_en,data_in);
21     endfunction
22
23     constraint reset_con{
24         rst_n dist {1:/90,0:/10};
25     }
26     constraint write_en {
27         wr_en dist {1:/70,0:/30};
28     }
29     constraint read_en {
30         rd_en dist {1:/30,0:/70};
31     }
32 endclass
33 endpackage
```

## Sequencer:

```
1 package fifo_sequencer_pkg;
2 import uvm_pkg::*;
3 `include "uvm_macros.svh"
4 import fifo_seq_item_pkg::*;
5 class MySequencer extends uvm_sequencer #(MySequenceItem);
6 `uvm_component_utils(MySequencer);
7     function new(string name = "MySequencer",uvm_component parent=null);
8         super.new(name,parent);
9     endfunction //new()
10 endclass
11 endpackage
```

## Sequence:

```
1 package sequence_pkg;
2 import uvm_pkg::*;
3 `include "uvm_macros.svh"
4 import fifo_seq_item_pkg::*;
5 class reset_Sequence extends uvm_sequence #(MySequenceItem);
6 `uvm_object_utils(reset_Sequence);
7 MySequenceItem item;
8     function new(string name = "MySequence");
9         super.new(name);
10    endfunction //new()
11
12    task body();
13        item = MySequenceItem::type_id::create("item") ;
14        start_item(item);
15        item.rst_n=0; item.wr_en=0; item.rd_en=0; item.data_in=0;
16        finish_item(item);
17    endtask
18 endclass
19
20 class write_Sequence extends uvm_sequence #(MySequenceItem);
21 `uvm_object_utils(write_Sequence);
22 MySequenceItem item;
23     function new(string name = "MySequence");
24         super.new(name);
25    endfunction //new()
26    task body();
27        repeat(50) begin
28            item = MySequenceItem::type_id::create("item") ;
29            start_item(item);
30            item.rst_n=1; item.wr_en=1; item.rd_en=0; item.data_in=$random;
31            finish_item(item);
32        end
33    endtask
34 endclass
35
36 class read_Sequence extends uvm_sequence #(MySequenceItem);
37 `uvm_object_utils(read_Sequence);
```

```

38  MySequenceItem item;
39  function new(string name = "MySequence");
40    super.new(name);
41  endfunction //new()
42  task body();
43    repeat(50) begin
44      item = MySequenceItem::type_id::create("item") ;
45      start_item(item);
46      item.rst_n=1; item.wr_en=0; item.rd_en=1;
47      finish_item(item);
48    end
49  endtask
50 endclass
51
52 class write_read_Sequence extends uvm_sequence #(MySequenceItem);
53   `uvm_object_utils(write_read_Sequence);
54   MySequenceItem item;
55   function new(string name = "MySequence");
56     super.new(name);
57   endfunction //new()
58   task body();
59     repeat(1000) begin
60       item = MySequenceItem::type_id::create("item") ;
61       start_item(item);
62       assert(item.randomize());
63       finish_item(item);
64     end
65   endtask
66 endclass
67 endpackage

```

## Config\_obj:

```

1 package fifo_config_pkg;
2 import uvm_pkg::*;
3 `include "uvm_macros.svh";
4 class fifo_config extends uvm_object;
5   `uvm_object_utils(fifo_config);
6   virtual fifo_if fifo_vif;
7   function new(string name="fifo_config");
8     super.new(name);
9   endfunction //new()
10 endclass
11 endpackage

```

## Driver:

```
1 package fifo_driver_pkg;
2 import uvm_pkg::*;
3 `include "uvm_macros.svh";
4 import fifo_config_pkg::*;
5 import fifo_seq_item_pkg::*;
6 class fifo_driver extends uvm_driver #(MySequenceItem);
7 `uvm_component_utils(fifo_driver)
8 virtual fifo_if fifo_vif;
9 fifo_config fifo_cfg;
10 MySequenceItem stim_seq_item;
11
12 function new(string name="fifo_driver",uvm_component parent=null);
13     super.new(name,parent);
14 endfunction //new()
15
16 task run_phase(uvm_phase phase);
17     super.run_phase(phase);
18     forever begin
19         stim_seq_item=MySequenceItem::type_id::create("stim_seq_item");
20         seq_item_port.get_next_item(stim_seq_item);
21         fifo_vif.rst_n=stim_seq_item.rst_n; fifo_vif.wr_en=stim_seq_item.wr_en;
22         fifo_vif.rd_en=stim_seq_item.rd_en; fifo_vif.data_in=stim_seq_item.data_in;
23         @(negedge fifo_vif.clk);
24         seq_item_port.item_done();
25         `uvm_info("run_phase",stim_seq_item.convert2string_stimulus(),UVM_HIGH)
26     end
27 endtask
28 endclass
29 endpackage
```

## Monitor:

```
1 package monitor_pkg;
2 import uvm_pkg::*;
3 `include "uvm_macros.svh"
4 import fifo_seq_item_pkg::*;
5 class fifo_monitor extends uvm_monitor;
6 `uvm_component_utils(fifo_monitor)
7 virtual fifo_if fifo_vif;
8 MySequenceItem rsp_seq_item;
9 uvm_analysis_port #(MySequenceItem) mon_ap;
10
11 function new(string name="fifo_monitor",uvm_component parent=null);
12     super.new(name,parent);
13 endfunction //new()
14
15 function void build_phase(uvm_phase phase);
16     super.build_phase(phase);
17     mon_ap=new("mon_ap",this);
18 endfunction
19
20 task run_phase(uvm_phase phase);
21     super.run_phase(phase);
22     forever begin
23         rsp_seq_item=MySequenceItem::type_id::create("rsp_seq_item");
24         @(negedge fifo_vif.clk);
25         rsp_seq_item.rst_n=fifo_vif.rst_n; rsp_seq_item.wr_en=fifo_vif.wr_en; rsp_seq_item.rd_en=fifo_vif.rd_en;
26         rsp_seq_item.data_in=fifo_vif.data_in; rsp_seq_item.overflow=fifo_vif.overflow; rsp_seq_item.underflow=fifo_vif.underflow;
27         rsp_seq_item.full=fifo_vif.full; rsp_seq_item.empty=fifo_vif.empty; rsp_seq_item.almostfull=fifo_vif.almostfull;
28         |sp_seq_item.almostempty=fifo_vif.almostempty; rsp_seq_item.wr_ack=fifo_vif.wr_ack;
29         mon_ap.write(rsp_seq_item);
30         `uvm_info("run_phase",rsp_seq_item.convert2string(),UVM_HIGH)
31     end
32 endtask
33 endclass
34 endpackage
```

## Agent:

```
1 package agent_pkg;
2 import uvm_pkg::*;
3 `include "uvm_macros.svh"
4 import fifo_sequencer_pkg::*;
5 import fifo_driver_pkg::*;
6 import monitor_pkg::*;
7 import fifo_config_pkg::*;
8 import fifo_seq_item_pkg::*;
9 class fifo_agent extends uvm_agent;
10 `uvm_component_utils(fifo_agent)
11 MySequencer sqr;
12 fifo_driver drv;
13 fifo_monitor mon;
14 fifo_config fifo_cfg;
15 uvm_analysis_port #(MySequenceItem) agt_ap;
16     function new(string name= "fifo_agent",uvm_component parent=null);
17         super.new(name,parent);
18     endfunction
19
20     function void build_phase(uvm_phase phase);
21         super.build_phase(phase) ;
22         if(!uvm_config_db #(fifo_config)::get(this,"","CFG",fifo_cfg))
23             `uvm_fatal("build_phase","unable to get config obj");
24         sqr=MySequencer::type_id::create("sqr",this);
25         drv=fifo_driver::type_id::create("drv",this);
26         mon=fifo_monitor::type_id::create("mon",this);
27         agt_ap=new("agt_ap",this);
28     endfunction
29
30     function void connect_phase(uvm_phase phase);
31         drv.fifo_vif=fifo_cfg.fifo_vif;
32         mon.fifo_vif=fifo_cfg.fifo_vif;
33         drv.seq_item_port.connect(sqr.seq_item_export);
34         mon.mon_ap.connect(agt_ap);
35     endfunction
36 endclass
37 endpackage
```

## Coverage collector:

```
1 package cvg_collector_pkg;
2 import fifo_seq_item_pkg::*;
3 import fifo_driver_pkg::*;
4 import uvm_pkg::*;
5 `include "uvm_macros.svh"
6 class fifo_coverage extends uvm_component;
7 `uvm_component_utils(fifo_coverage)
8 uvm_analysis_export #(MySequenceItem) cov_export;
9 uvm_tlm_analysis_fifo #(MySequenceItem) cov_fifo;
10 MySequenceItem seq_item_cov;
11 covergroup g1 () ;
12 rd_en_cp: coverpoint seq_item_cov.rd_en;
13 wr_en_cp: coverpoint seq_item_cov.wr_en;
14 overflow_cp: coverpoint seq_item_cov.overflow;
15 underflow_cp: coverpoint seq_item_cov.underflow;
16 full_cp: coverpoint seq_item_cov.full;
17 empty_cp: coverpoint seq_item_cov.empty;
18 almostfull_cp: coverpoint seq_item_cov.almostfull;
19 almostempty_cp: coverpoint seq_item_cov.almostempty;
20 wr_ack_cp: coverpoint seq_item_cov.wr_ack;
21
22 √ wr_rd_wrack: cross rd_en_cp,wr_ack_cp,wr_en_cp{
23 | ignore_bins wren_ack = binsof (wr_en_cp) intersect {0} && binsof (wr_ack_cp);
24 }
25 √ wr_rd_overflow: cross wr_en_cp,rd_en_cp,overflow_cp{
26 | ignore_bins wren_overflow = binsof (wr_en_cp) intersect {0} && binsof (overflow_cp);
27 }
28 √ wr_rd_full: cross wr_en_cp,rd_en_cp,full_cp{
29 | ignore_bins rden_full = binsof (rd_en_cp) intersect {1} && binsof (full_cp);
30 }
31 wr_rd_empty: cross wr_en_cp,rd_en_cp,empty_cp;
32 wr_rd_almostfull: cross wr_en_cp,rd_en_cp,almostfull_cp;
33 wr_rd_almostempty: cross wr_en_cp,rd_en_cp,almostempty_cp;
34 √ wr_rd_underflow: cross wr_en_cp,rd_en_cp,underflow_cp{
35 | ignore_bins rden_underflow = binsof (rd_en_cp) intersect {0} && binsof (underflow_cp);
36 }
37 √ endgroup
38
39 function new(string name="fifo_coverage",uvm_component parent=null);
40     super.new(name,parent);
41     g1=new();
42     endfunction //new()
43
44 function void build_phase(uvm_phase phase);
45     super.build_phase(phase);
46     cov_export=new("cov_export",this);
47     cov_fifo=new("cov_fifo",this);
48 endfunction
49 function void connect_phase(uvm_phase phase);
50     super.connect_phase(phase);
51     cov_export.connect (cov_fifo.analysis_export);
52 endfunction
53 task run_phase(uvm_phase phase);
54     super.run_phase(phase);
55     forever begin
56         cov_fifo.get(seq_item_cov);
57         g1.sample();
58     end
59 endtask
60 endclass
61 endpackage
```

## Scoreboard:

```
1 package fifo_scoreboard_pkg;
2 import uvm_pkg::*;
3 `include "uvm_macros.svh";
4 import fifo_seq_item_pkg::*;
5 import fifo_driver_pkg::*;
6 class fifo_scoreboard extends uvm_scoreboard;
7 `uvm_component_utils (fifo_scoreboard)
8 uvm_analysis_export #(MySequenceItem) sb_export;
9 uvm_tlm_analysis_fifo #(MySequenceItem) sb_fifo;
10 MySequenceItem seq_item_sb;
11 logic [15:0] data_out_ref;
12 integer errors_count=0;
13 integer correct_count=0;
14 logic [15:0] fifo_ref[$];
15 integer count=0;
16
17 function new(string name = "fifo_scoreboard",uvm_component parent = null);
18     super.new (name,parent);
19 endfunction //new()
20
21 function void build_phase (uvm_phase phase);
22     super.build_phase(phase);
23     sb_export = new("sb_export",this);
24     sb_fifo = new("sb_fifo",this);
25 endfunction
26
27 function void connect_phase (uvm_phase phase);
28     super.connect_phase(phase);
29     sb_export.connect (sb_fifo.analysis_export);
30 endfunction
31
32 task run_phase (uvm_phase phase);
33     super.run_phase (phase);
34 forever begin
35     sb_fifo.get(seq_item_sb);
36     ref_model(seq_item_sb);
37 if (seq_item_sb.data_out!=data_out_ref) begin
```

```

38 `uvm_error ("run_phase",$sformatf("comparison failed, dut_out=%s and ref_model_out=0b%0b",seq_item_sb.convert2string(),data_out_ref));
39         errors_count=errors_count+1;
40     end
41     else begin
42         `uvm_info ("run_phase",$sformatf("correct out=%s",seq_item_sb.convert2string()),UVM_HIGH);
43         correct_count=correct_count+1;
44     end
45 end
46 endtask
47
48 task ref_model(MySequenceItem seq_item_chk);
49 if(!seq_item_chk.rst_n) begin
50     count=0;
51     fifo_ref.delete();
52 end
53
54 else begin
55     if(seq_item_chk.wr_en==1 && seq_item_chk.rd_en==1 ) begin
56         if(count==0) begin
57             fifo_ref.push_back(seq_item_chk.data_in);
58             count=count+1;
59         end
60         else if (count==8) begin
61             data_out_ref=fifo_ref.pop_front();
62             count=count-1;
63         end
64         else begin
65             fifo_ref.push_back(seq_item_chk.data_in);
66             data_out_ref=fifo_ref.pop_front();
67         end
68     end
69 else if (seq_item_chk.wr_en==1 && seq_item_chk.rd_en==0 && count<8) begin    //write case
70     fifo_ref.push_back(seq_item_chk.data_in);
71
72 end
73
74 else if (seq_item_chk.wr_en==0 && seq_item_chk.rd_en==1 && count>0) begin    //read case
75     data_out_ref=fifo_ref.pop_front();
76     count=count-1;
77 end
78 end
79 endtask
80
81 function void report_phase (uvm_phase phase);
82     super.report_phase(phase);
83     `uvm_info("report_phase",$sformatf("total successful transactions=%0d",correct_count),UVM_MEDIUM);
84     `uvm_info("report_phase",$sformatf("total failed transactions=%0d",errors_count),UVM_MEDIUM);
85 endfunction
86 endclass
87 endpackage

```

## Env:

```
1 package env_pkg;
2 import uvm_pkg::*;
3 `include "uvm_macros.svh"
4 import agent_pkg::*;
5 import cvg_collector_pkg::*;
6 import fifo_scoreboard_pkg::*;
7 class fifo_env extends uvm_env;
8 `uvm_component_utils (fifo_env)
9 fifo_agent agt;
10 fifo_coverage cov;
11 fifo_scoreboard sb;
12 function new(string name="fifo_env",uvm_component parent=null);
13     super.new (name,parent);
14 endfunction //new()
15 function void build_phase(uvm_phase phase);
16     super.build_phase(phase);
17     agt=fifo_agent::type_id::create("agt",this);
18     cov=fifo_coverage::type_id::create("cov",this);
19     sb=fifo_scoreboard::type_id::create("sb",this);
20 endfunction
21 function void connect_phase (uvm_phase phase);
22     agt.agt_ap.connect(sb.sb_export);
23     agt.agt_ap.connect (cov.cov_export);
24 endfunction
25 endclass
26 endpackage
```

## Test:

```
1 package test_pkg;
2 import uvm_pkg::*;
3 `include "uvm_macros.svh";
4 import env_pkg::*;
5 import fifo_config_pkg::*;
6 import fifo_driver_pkg::*;
7 import sequence_pkg::*;
8 import agent_pkg::*;
9 class fifo_test extends uvm_test;
10 `uvm_component_utils(fifo_test);
11 fifo_env env;
12 fifo_config fifo_cfg;
13 virtual fifo_if fifo_vif;
14 write_Sequence write_seq;
15 read_Sequence read_seq;
16 write_read_Sequence write_read_seq;
17 reset_Sequence reset_seq;
18     function new(string name = "fifo_test",uvm_component parent=null);
19         super.new(name,parent);
20     endfunction
21     function void build_phase(uvm_phase phase);
22         super.build_phase(phase) ;
23         env=fifo_env::type_id::create("env",this);
24         fifo_cfg=fifo_config::type_id::create("fifo_cfg",this); //////
25         write_seq=write_Sequence::type_id::create("write_seq",this);
26         read_seq=read_Sequence::type_id::create("read_seq",this);
27         write_read_seq=write_read_Sequence::type_id::create("write_read_seq",this);
28         reset_seq=reset_Sequence::type_id::create("reset_seq",this);
29         if(!uvm_config_db #(virtual fifo_if)::get(this,"","fifo_if",fifo_cfg fifo_vif))
30             `uvm_fatal ("build_phase","test - unable to get configuration object")
31         uvm_config_db #(fifo_config)::set(this,"","CFG",fifo_cfg);
32     endfunction
33     task run_phase(uvm_phase phase);
34         super.run_phase(phase);
35         phase.raise_objection(this);
36         `uvm_info("run_phase","reset asserted",UVM_LOW)
37         reset_seq.start(env.agt.sqr);
38         `uvm_info("run_phase","reset DEasserted",UVM_LOW)
39         `uvm_info("run_phase","write asserted",UVM_LOW)
40         write_seq.start(env.agt.sqr);    //*****
41         `uvm_info("run_phase","write deasserted",UVM_LOW)
42         `uvm_info("run_phase","read asserted",UVM_LOW)
43         read_seq.start(env.agt.sqr);
44         `uvm_info("run_phase","read deasserted",UVM_LOW)
45         `uvm_info("run_phase","write_read asserted",UVM_LOW)
46         write_read_seq.start(env.agt.sqr);
47         `uvm_info("run_phase","write_read deasserted",UVM_LOW)
48         `uvm_info("run_phase","stim gen ended",UVM_LOW)
49         phase.drop_objection(this);
50     endtask
51 endclass
52 endpackage
```

## Assertions:

```
1 module fifo_sva (fifo_if.DUT f_if);
2 logic clk, rst_n, wr_en, rd_en;
3 logic wr_ack, overflow, wr_ptr, rd_ptr;
4 logic full, empty, almostfull, almostempty, underflow;
5 logic [3:0] count;
6 assign clk=f_if.clk;
7 assign rst_n=f_if.rst_n;
8 assign wr_en=f_if.wr_en;
9 assign rd_en=f_if.rd_en;
10 assign wr_ptr=DUT.wr_ptr;
11 assign rd_ptr=DUT.rd_ptr;
12 assign count=DUT.count;
13
14 property rst_p;
15 @(posedge clk) (!rst_n) |-> ( !f_if.full && f_if.empty && !f_if.almostfull && !f_if.almostempty && !count && !rd_ptr && !wr_ptr );
16 endproperty
17
18 property full_p;
19 @(posedge clk) disable iff (!rst_n) (count==8) |-> (f_if.full);
20 endproperty
21
22 property almostfull_p;
23 @(posedge clk) disable iff (!rst_n) count==7 |-> (f_if.almostfull);
24 endproperty
25
26 property empty_p;
27 @(posedge clk) disable iff (!rst_n) count==0 |-> (f_if.empty) ;
28 endproperty
29
30 property almostempty_p;
31 @(posedge clk) disable iff (!rst_n) count==3'd1 |-> (f_if.almostempty);
32 endproperty
33
34 property overflow_p;
35 @(posedge clk) disable iff (!rst_n) (f_if.full && wr_en ) |=> (f_if.overflow);
36 endproperty
37
38 property underflow_p;
39 @(posedge clk) disable iff (!rst_n) (f_if.empty && rd_en) |=> (f_if.underflow);
40 endproperty
41
42 property wr_ack_p;
43 @(posedge clk) disable iff (!rst_n) (!f_if.full && wr_en) |=> (f_if.wr_ack);
44 endproperty
45
46 property counters_write_p;
47 @(posedge clk) disable iff (!rst_n) (!f_if.full && wr_en) |=> ( (wr_ptr==$past(wr_ptr)+1'b1) );
48 endproperty
49
50 property counters_read_p;
51 @(posedge clk) disable iff (!rst_n) (!f_if.empty && rd_en) |=> ( (rd_ptr==$past(rd_ptr)+1'b1) );
52 endproperty
53
54 property wr_rd_both_empty;
55 @(posedge clk) disable iff (!rst_n) (wr_en && rd_en && f_if.empty) |=> ((f_if.wr_ack) && (wr_ptr==$past(wr_ptr)+1'b1) );
56 endproperty
57
58 property wr_rd_both_full;
59 @(posedge clk) disable iff (!rst_n) (wr_en && rd_en && f_if.full) |=> ((!f_if.wr_ack) && (rd_ptr==$past(rd_ptr)+1'b1) );
60 endproperty
61
62 property count_inc;
63 @(posedge clk) disable iff (!rst_n) (wr_en && !rd_en && !f_if.full) |=> (count==$past(count)+1'b1);
64 endproperty
65
66 property count_dec;
67 @(posedge clk) disable iff (!rst_n) (!wr_en && rd_en && !f_if.empty) |=> (count==$past(count)-1'b1);
68 endproperty
```

```

71  rst_assertion: assert property (rst_p);
72  full_assertion: assert property (full_p);
73  almostfull_assertion: assert property (almostfull_p);
74  empty_assertion: assert property (empty_p);
75  almostempty_assertion: assert property (almostempty_p);
76  overflow_assertion: assert property (overflow_p);
77  underflow_assertion: assert property (underflow_p);
78  wr_ack_assertion: assert property (wr_ack_p);
79  counters_write_assertion: assert property (counters_write_p);
80  counters_read_assertion: assert property (counters_read_p);
81  wr_rd_both_empty_assertion: assert property (wr_rd_both_empty);
82  wr_rd_both_full_assertion: assert property (wr_rd_both_full);
83  count_inc_assertion: assert property (count_inc);
84  count_dec_assertion: assert property (count_dec);
85
86  rst_cover: cover property (rst_p);
87  full_cover: cover property (full_p);
88  almostfull_cover: cover property (almostfull_p);
89  empty_cover: cover property (empty_p);
90  almostempty_cover: cover property (almostempty_p);
91  overflow_cover: cover property (overflow_p);
92  underflow_cover: cover property (underflow_p);
93  wr_ack_cover: cover property (wr_ack_p);
94  counters_write_cover: cover property (counters_write_p);
95  counters_read_cover: cover property (counters_read_p);
96  wr_rd_both_empty_cover: cover property (wr_rd_both_empty);
97  wr_rd_both_full_cover: cover property (wr_rd_both_full);
98  count_inc_cover: cover property (count_inc);
99  count_dec_cover: cover property (count_dec);
100 endmodule

```

Top:

```

1  import uvm_pkg::*;
2  `include "uvm_macros.svh"
3  import test_pkg::*;
4  import env_pkg::*;
5  import fifo_driver_pkg::*;
6  import fifo_config_pkg::*;
7  module top ();
8  bit clk;
9  initial begin
10    clk=0;
11  forever begin
12    #2; clk=~clk;
13  end
14 end
15 fifo_if f_if(clk);
16 FIFO DUT (f_if);
17 bind FIFO fifo_sva fifo_sva_inst (f_if);
18 initial begin
19   uvm_config_db #(virtual fifo_if)::set(null,"uvm_test_top","fifo_if",f_if);
20   run_test("fifo_test");
21 end
22 endmodule

```

## Questasim snippets:

```

+ UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
+ UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM] questauvm::init(+struct)
+ UVM_INFO fifo_test.sv(36) @ 0: uvm_test_top [run_phase] reset asserted
+ UVM_INFO fifo_test.sv(38) @ 4: uvm_test_top [run_phase] reset DEasserted
+ UVM_INFO fifo_test.sv(39) @ 4: uvm_test_top [run_phase] write asserted
+ UVM_INFO fifo_test.sv(41) @ 204: uvm_test_top [run_phase] write deasserted
+ UVM_INFO fifo_test.sv(42) @ 204: uvm_test_top [run_phase] read asserted
+ UVM_INFO fifo_test.sv(44) @ 404: uvm_test_top [run_phase] read deasserted
+ UVM_INFO fifo_test.sv(45) @ 404: uvm_test_top [run_phase] write_read asserted
+ UVM_INFO fifo_test.sv(47) @ 4404: uvm_test_top [run_phase] write_read deasserted
+ UVM_INFO fifo_test.sv(48) @ 4404: uvm_test_top [run_phase] stim gen ended
+ UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 4404: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
+ UVM_INFO fifo_scoreboard.sv(84) @ 4404: uvm_test_top.env.sv [report_phase] total successful transactions=1101
+ UVM_INFO fifo_scoreboard.sv(85) @ 4404: uvm_test_top.env.sv [report_phase] total failed transactions=0
+
+--- UVM Report Summary ---
+
** Report counts by severity
UVM_INFO : 15
UVM_WARNING : 0
UVM_ERROR : 0
UVM_FATAL : 0
** Report counts by id
[Questa UVM] 2
[RNTST] 1
[TEST_DONE] 1
[report_phase] 2
[run_phase] 9
** Note: $finish : C:/questasim64_2021.1/win64/..//verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
Time: 4404 ns Iteration: 61 Instance: /top

```

**Assertions**

Name	Assertion Type	Language	Enable	Failure Count	Pass Count	Active Count	Mem
/uvm_pkg::uvm_reg_map::do_write#(ublk#(215181159#1731)immmed__173...	Immediate	SVA	on	0	0	-	
/uvm_pkg::uvm_reg_map::do_read#(ublk#(215181159#1771)immmed__177...	Immediate	SVA	on	0	0	-	
/sequence_pkg::write_read_Sequence::body#(ublk#(50851543#61)immmed_...	Immediate	SVA	on	0	1	-	
+ /top/DUT/fifo_sva_inst/rst_assertion	Concurrent	SVA	on	0	1	-	
+ /top/DUT/fifo_sva_inst/full_assertion	Concurrent	SVA	on	0	1	-	
+ /top/DUT/fifo_sva_inst/almostfull_assertion	Concurrent	SVA	on	0	1	-	
+ /top/DUT/fifo_sva_inst/empty_assertion	Concurrent	SVA	on	0	1	-	
+ /top/DUT/fifo_sva_inst/almostempty_assertion	Concurrent	SVA	on	0	1	-	
+ /top/DUT/fifo_sva_inst/overflow_assertion	Concurrent	SVA	on	0	1	-	
+ /top/DUT/fifo_sva_inst/underflow_assertion	Concurrent	SVA	on	0	1	-	
+ /top/DUT/fifo_sva_inst/wr_ack_assertion	Concurrent	SVA	on	0	1	-	
+ /top/DUT/fifo_sva_inst/counters_write_assertion	Concurrent	SVA	on	0	1	-	
+ /top/DUT/fifo_sva_inst/counters_read_assertion	Concurrent	SVA	on	0	1	-	
+ /top/DUT/fifo_sva_inst/wr_rd_both_empty_assertion	Concurrent	SVA	on	0	1	-	
+ /top/DUT/fifo_sva_inst/wr_rd_both_full_assertion	Concurrent	SVA	on	0	1	-	
+ /top/DUT/fifo_sva_inst/count_inc_assertion	Concurrent	SVA	on	0	1	-	
+ /top/DUT/fifo_sva_inst/count_dec_assertion	Concurrent	SVA	on	0	1	-	


  

**Cover Directives**


Name	Language	Enabled	Log	Count	AtLeast	Limit	Weight	Cmplt %	Cmplt graph	Included	Memory
/top/DUT/fifo_sva_inst/rst_cover	SVA	✓	Off	95	1	Unli...	1	100%		✓	0
/top/DUT/fifo_sva_inst/full_cover	SVA	✓	Off	161	1	Unli...	1	100%		✓	0
/top/DUT/fifo_sva_inst/almostfull_cover	SVA	✓	Off	93	1	Unli...	1	100%		✓	0
/top/DUT/fifo_sva_inst/empty_cover	SVA	✓	Off	166	1	Unli...	1	100%		✓	0
/top/DUT/fifo_sva_inst/almostempty_co...	SVA	✓	Off	139	1	Unli...	1	100%		✓	0
/top/DUT/fifo_sva_inst/overflow_cover	SVA	✓	Off	118	1	Unli...	1	100%		✓	0
/top/DUT/fifo_sva_inst/underflow_cover	SVA	✓	Off	83	1	Unli...	1	100%		✓	0
/top/DUT/fifo_sva_inst/wr_ack_cover	SVA	✓	Off	499	1	Unli...	1	100%		✓	0
/top/DUT/fifo_sva_inst/counters_write_...	SVA	✓	Off	499	1	Unli...	1	100%		✓	0
/top/DUT/fifo_sva_inst/counters_read_c...	SVA	✓	Off	225	1	Unli...	1	100%		✓	0
/top/DUT/fifo_sva_inst/wr_rd_both_emp...	SVA	✓	Off	26	1	Unli...	1	100%		✓	0
/top/DUT/fifo_sva_inst/wr_rd_both_full...	SVA	✓	Off	19	1	Unli...	1	100%		✓	0
/top/DUT/fifo_sva_inst/count_inc_cover	SVA	✓	Off	347	1	Unli...	1	100%		✓	0
/top/DUT/fifo_sva_inst/count_dec_cove...	SVA	✓	Off	80	1	Unli...	1	100%		✓	0

Name	Class Type	Coverage	Goal	% of Goal	Status	Inc
/cvg_collector_pkg/fifo_coverage		100.00%				
TYPE g1		100.00%	100	100.00...		✓
CVP g1::rd_en_cp		100.00%	100	100.00...		✓
CVP g1::wr_en_cp		100.00%	100	100.00...		✓
CVP g1::overflow_cp		100.00%	100	100.00...		✓
CVP g1::underflow_cp		100.00%	100	100.00...		✓
CVP g1::full_cp		100.00%	100	100.00...		✓
CVP g1::empty_cp		100.00%	100	100.00...		✓
CVP g1::almostfull_cp		100.00%	100	100.00...		✓
CVP g1::almostempty_cp		100.00%	100	100.00...		✓
CVP g1::wr_ack_cp		100.00%	100	100.00...		✓
CROSS g1::wr_rd_wrack		100.00%	100	100.00...		✓
CROSS g1::wr_rd_overflow		100.00%	100	100.00...		✓
CROSS g1::wr_rd_full		100.00%	100	100.00...		✓
CROSS g1::wr_rd_empty		100.00%	100	100.00...		✓
CROSS g1::wr_rd_almostfull		100.00%	100	100.00...		✓
CROSS g1::wr_rd_almostempty		100.00%	100	100.00...		✓
CROSS g1::wr_rd_underflow		100.00%	100	100.00...		✓


Reet sequence:




## Write sequence:



## Read sequence:



## Write\_read sequence:



## Assertions table:

If reset is active, raise the empty flag and lower the other flags and counters	<code>@(posedge clk) (!rst_n)  -&gt; ( !f_if.full &amp;&amp; f_if.empty &amp;&amp; !f_if.almostfull &amp;&amp; !f_if.almostempty &amp;&amp; !count &amp;&amp; !rd_ptr &amp;&amp; !wr_ptr )</code>
If reset isn't active and we wrote in all fifo places (count==8), raise the full flag	<code>@(posedge clk) disable iff (!rst_n) (count==8)  -&gt; (f_if.full)</code>
If reset isn't active, and there's one empty place in fifo, raise the	<code>@(posedge clk) disable iff (!rst_n) count==7  -&gt; (f_if.almostfull);</code>

almostfull flag	
If reset isn't active, fifo is empty , raise the empty flag	@(posedge clk) disable iff (!rst_n) count==0  -> (f_if.empty)
If there's only one place filled with data in fifo, raise the almostempty	@(posedge clk) disable iff (!rst_n) count==3'd1  -> (f_if.almostempty)
If the fifo is full and we try to write, raise the overflow flag	@(posedge clk) disable iff (!rst_n) (f_if.full && wr_en )  => (f_if.overflow)
If the fifo is empty and we try to read, raise the underflow flag	@(posedge clk) disable iff (!rst_n) (f_if.empty && rd_en)  => (f_if.underflow)
If write operation is successful, raise wr_ack	@(posedge clk) disable iff (!rst_n) (!f_if.full && wr_en)  => (f_if.wr_ack)
If write operation is successful	@(posedge clk) disable iff (!rst_n) (!f_if.full && wr_en)  => (wr_ptr==\$past(wr_ptr)+1'b1)

increment wr_ptr	
If read operation is successful increment rd_ptr	@(posedge clk) disable iff (!rst_n)(!f_if.empty&&rd_en) =>(rd_ptr==\$past(rd_ptr)+1'b1)
If wr_en & rd_en are high and fifo is empty: write only	@(posedge clk) disable iff(!rst_n) (wr_en&&rd_en&&f_if.empty) =>((f_if.wr_ack)&&(wr_ptr==\$past(wr_ptr)+1'b1))
If wr_en & rd_en are high and fifo is full: read only	@(posedge clk) disable iff(!rst_n) (wr_en&&rd_en&&f_if.full) =>((!f_if.wr_ack)&&(rd_ptr==\$past(rd_ptr)+1'b1))
If write operation is successful, increment count	@(posedge clk) disable iff (!rst_n) (wr_en&&!rd_en&&!f_if.full) =>(count==\$past(count)+1'b1)
If read operation is successful, decrement count	@(posedge clk) disable iff (!rst_n) (!wr_en&&rd_en&&!f_if.empty) =>(count==\$past(count)-1'b1)