



# Ain Shams University

Faculty of Engineering

Postgraduate Program
(Master in Computer and Systems Engineering)

CSE620: Advanced Computer Architecture

**Bonus Assignement** 

**HDL** Testbench

Register File

Elaborated By:

Eng. Youssef Nasser

2300315

Supervised by:

Prof. Mohamed Watheq Ali Kamel El-Kharashi

# Contents

List of Figures	3
List of Tables	3
Register File Problem Statement	4
Circuit Diagram	4
RTL Code	5
Test Strategy	8
Testbench	9
Linux Environment	15
Makefile	16
Simulation Results	17
Simulation Tools	19

# List of Figures

Figure 1 Dummy Register File	
Figure 2 Circuit Diagram for Dual-Port Register File	
Figure 3 Verdi Console	
Figure 4 Verdi Environment	18
Figure 5 Verdi Content Memory	
List of Tables	
Table 1 Test Strategy	8

### Register File Problem Statement

Using VHDL or Verilog model a register file that contains 2<sup>n</sup> 32-bit registers. The register file has two read port and two write ports. Below is a symbol of this register file, showing all input and output signals with their bit-widths.




Figure 1 Dummy Register File

# Circuit Diagram




Figure 2 Circuit Diagram for Dual-Port Register File

If the two writing ports writes at the same address it will be written at port 1 by using Priority encoder.

### RTL Code

```
/*******************
* Master Advanced Computer Architecture Course CSE620
* Module: Dual Port Register File
* Description:
^{\star} This Verilog module implements a simple dual-port register file with
 * Asynchronous reset functionality. It allows simultaneous read and write
* Operations on two ports. The register file is parameterized with data width
* And address depth.
* Parameters:
  - data width: Width of each register in bits (default: 32)
* - Address depth: Number of registers in the file (default: 4)
* Ports:
* - i_clk: Clock input for synchronous operations
* - i rstn: Active-low asynchronous reset input
* Write Port 1:
  - i_write_enable_1: Write enable signal for port 1
* - i_write_reg_1: Data input for write port 1
* - i write add 1: Address input for write port 1
* Write Port 2:
* - i_write_enable_2: Write enable signal for port 2
* - i_write_reg_2: Data input for write port 2
* - i_write_add_2: Address input for write port 2
* Read Port 1:
* - i read add 1: Address input for read port 1
* - o read 1: Data output for read port 1
* Read Port 2:
* - i read add 2: Address input for read port 2
* - o read 2: Data output for read port 2
* Memory Organization:
* - The register file is implemented as an array named Dual_RF with data_width
   Bits for each register and 2^Address depth registers.
^{\star} - Upon assertion of the asynchronous reset (i rstn), all registers are
    Cleared to 0.
* Write Operation:
* - If both write ports are enabled simultaneously and have the same address,
   The data from write port 1 is written to the specified address.
* - If only one write port is enabled, data is written to the specified address
   For that port.
* Read Operation:
* - Data is read from the specified address for each read port independently.
* Student Name: Youssef Nasser
* Student ID: 2300315
* Date: 12/12/2023
 * Issued for: Master Final Project (Bonus)
```

```
// Specify the timescale for simulation, with 1ns time units and 1ps
precision
 timescale 1ns/1ps
module regfile #(parameter data_width = 32 , Address_depth = 4) (
  input wire i_clk, // Clock input
  input wire i_rstn,
                        // write port 1
  // Write port 1 inputs
  input wire i write enable 1,
  input wire [data width-1:0] i write reg 1,
  input wire [Address depth-1:0] i write add 1,
  //write port 2
  input wire i write enable 2,
  input wire [data width-1:0] i write reg 2,
  input wire [Address depth-1:0] i write add 2,
  // read port 1
  input wire [Address depth-1:0] i read add 1,
  output wire [data width-1:0] o read 1,
  // read port 2
  input wire [Address depth-1:0] i read add 2,
  output wire [data width-1:0] o read 2
);
  // Declare an array Dual RF as a memory with specified data width and
Address depth
  reg [data width-1:0] Dual RF [0:((2**Address depth)-1)]; // 0:15
  // Declare an integer variable i for loop indexing
  integer i;
  // Always block triggered by the positive edge of the clock or negative
edge of the asynchronous reset
  always@(posedge i clk or negedge i rstn) begin
    if (!i rstn) begin
      // Reset condition: set all memory locations to 0
      for(i=0;i<(2**Address depth);i=i+1)</pre>
        begin
          Dual RF[i] <= 0;</pre>
        end
    end
```

```
else
      begin
      // Write Operation
      // handling the case when both write ports try to write to the same
register
        if(i_write_enable_1 && i_write_enable_2 && (i_write_add_1 ==
i_write_add\overline{2}) )
          begin
            Dual RF[i write add 1] <= i write reg 1;</pre>
          end
        else
          begin
            if (i write enable 1)
              Dual RF[i write add 1] <= i write reg 1;
            if (i write enable 2)
              Dual RF[i write add 2] <= i write reg 2;
          end
      end
  end
  // Assign read outputs based on read addresses
  assign o read 1 = Dual RF[i read add 1];
  assign o read 2 = Dual RF[i read add 2];
endmodule
```

### **Test Strategy**

Reset pin

 $i_rstn$ 

Write Port 1 Pins

i\_write\_enable\_1 , i\_write\_reg\_1 , i\_write\_add\_1

Write Port 2 Pins

 $i\_write\_enable\_2 \ , i\_write\_reg\_2 \ , i\_write\_add\_2$ 

Read Port 1 Pin

i\_read\_add\_1

Read Port 2 Pin

i\_read\_add\_2

First, we need to initialize inputs , then reset sequence and waiting a delta cycle to avoid metastability then running the following test vectors.

For initialization there is a task for it at the testbench code , reset sequence has a task too and the delta cycle is clock period /10.

Clock Frequency is 20 ns which is 1000/20 → 50 MHz

Table 1 Test Strategy

Test ID	Test Feature	Inputs	Delay	Expected Output
1	Write and read interaction	Reset is 1	44 ns	Read Port 1 -> 10
	at port 1	Write Port 1 is on		Read Port 1 -> 10
		Adds 0 , Data 10		
		Read address 1,2 are 0		
2	Write and read interaction	Reset is 1	44 ns	Read Port 1 -> 9
	at port 2	Write Port 2 is on		Read Port 1 -> 9
		Adds 15 , Data 9		
		Read address 1,2 are 15		
3	Simultaneous Writes and	Reset is 1	44 ns	Read Port 1 -> 7
	Reads	Write port 1,2 are on		Read Port 1 -> 8
		Adds1 is 4 and Adds 2 is 5		
		Data is 7,8		
		Read address 1,2 are 4,5		
4	Overlapping Writes and	Reset is 1	44 ns	Read Port 1 -> 22
	reads	Write port 1, 2 are on		Read Port 1 -> 22
		Adds1 and Adds 2 are 10		
		Data is 22 , 33		
		Read address 1,2 are 10		

### Testbench

```
* Testbench: regfile tb
  This Verilog testbench is designed to verify the functionality of the
 * regfile module. It includes test cases to perform write and read operations
 * on the dual-port register file and checks the output against expected values.
 * - clk_period: Clock period (default: 20 time units)
 * - data width: Width of each register in bits (default: 32)
 * - Address depth: Number of registers in the file (default: 4)
 * - delta cycle: Time delay for simulation purposes (default: clk period/10)
 * Testbench Ports:
  - i clk: Clock input for synchronous operations
 * - i rstn: Active-low asynchronous reset input
 * - Various input and output ports for the regfile module
  - initialization: Sets initial values for testbench variables
 * - reset_sequence: Performs a reset sequence on the regfile module
 * - write operation: Simulates a write operation on a specified port
 * - read scoreboard: Checks the output of a read operation against expected data
 * - clear: Resets all testbench variables
 * - clock_cycle: Advances the simulation time by one clock cycle
* Simulation Flow:
* 1. Initialization of variables
* 2. Reset sequence to initialize the regfile module
* 3. Test Case 1: Write data to port 1, perform read operations, and check results
* 4. Test Case 2: Write data to port 2, perform read operations, and check results
* 5. Test Case 3: Simultaneous writes to both ports, read operations, and checks
* 6. Test Case 4: Overlapping writes on the same address, read operations, and checks
* 7. End of simulations after a certain number of clock cycles
* Student Name: Youssef Nasser
* Student ID: 2300315
 * Date: 12/12/2023
// Begin regfile tb module
module regfile tb;
// Parameters
localparam clk period
                            = 32;
localparam data width
localparam Address depth = 4;
localparam delta cycle = (clk period/10);
// TB ports
reg i clk;
reg i rstn;
// Write port 1
reg i write enable 1;
reg [data_width-1:0] i_write_reg_1;
reg [Address depth-1:0] i write add 1;
// Write port 2
reg i write enable 2;
reg [data width-1:0] i_write_reg_2;
reg [Address_depth-1:0] i write add 2;
// Read port 1
reg [Address depth-1:0] i read add 1;
wire [data width-1:0] o read 1;
// Read port 2
reg [Address depth-1:0] i read add 2;
wire [data width-1:0] o read 2;
```

```
/*********************
* Instantiate regfile module
**********************
regfile #(data width, Address depth) CUT (
 .i_clk(i_clk),
 .i_rstn(i_rstn),
 // Write port 1
 .i write enable 1(i write enable 1),
 .i_write_reg_1(i_write_reg_1),
 .i write add 1(i write add 1),
 // Write port 2
 .i write enable 2(i write enable 2),
 .i write reg 2(i write reg 2),
 .i write add 2(i write add 2),
 // Read port 1
 .i read add 1(i read add 1),
 .o read 1 (o read 1),
 // Read port 2
 .i read add 2(i read add 2),
  .o read 2 (o read 2)
/*****************
* Task to initialize testbench variables
task initialization;
begin
 $display("Initialization start at time %0t", $time);
 i write enable 1 = 0;
 i write reg 1 = 0;
 i write add 1 = 0;
 i write enable 2 = 0;
 i_{write_reg_2} = 0;
 i write add 2 = 0;
 i read add \overline{1} = 0;
 i read add 2 = 0;
end
endtask
```

```
/**************
* Task to perform a reset sequence
******************************
task reset_sequence;
begin
 i rstn = 0;
 $display("Reset is active low, reset now is %0d at time %0t", i rstn,
 #(clk_period*10);
 i_rstn = 1;
end
endtask
/********************
* Task to simulate a write operation on a specified port
**********************
task write operation;
input reg [1:0] ID;
input reg [Address depth-1:0] adds;
input reg [data width-1:0] data;
begin
 $display("Write operation from port %0d at time %0t", ID, $time);
 $display("Address is %0d, data in is %0d", adds, data);
 case (ID)
   1: begin
     i write enable 1 = 1;
     i write reg 1 = data;
     i write add 1 = adds;
   end
   2: begin
     i write enable 2 = 1;
     i_write_reg_2 = data;
     i write add 2 = adds;
   end
   default: begin
     $display("Invalid ID");
   end
 endcase
end
endtask
```

```
/************************
 * Task to check the output of a read operation against expected data
 *******************
task read_scoreboard;
input reg [1:0] ID;
input reg [Address depth-1:0] adds;
input reg [data width-1:0] expected data;
begin
 $display("Read check operation from port %0d at time %0t", ID, $time);
 $display("Address is %0d, expected data is %0d", adds, expected data);
 case (ID)
   1: begin
     i read add 1 = adds;
     #delta cycle;
     if (o read 1 == expected data) begin
       $display("Read Test passed");
     end else begin
       $display("Read test failed");
     end
   end
   2: begin
     i read add 2 = adds;
     #delta cycle;
     if (o read 2 == expected data) begin
       $display("Read Test passed");
     end else begin
       $display("Read test failed");
     end
   end
   default: begin
     $display("Invalid ID");
   end
 endcase
end
endtask
/********************
 * Task to clear all testbench variables
task clear;
begin
 i write enable 1 = 0;
 i write reg 1 = 0;
 i write add 1 = 0;
 i write enable 2 = 0;
 i write reg 2 = 0;
 i write add 2 = 0;
 i read add 1 = 0;
 i read add 2 = 0;
end
endtask
```

```
/*********************
 * Task to advance simulation time by one clock cycle
******************
task clock cycle;
begin
 #clk period;
end
endtask
/********************
* Initial block for clock generation
initial begin
 i clk = 0;
 forever begin
   #(clk period/2) i clk = ~i clk;
end
/*****************
* Initial block for simulation setup
*******************
initial begin
 // Dumping waveform to a VCD file
 $dumpfile("regfile.vcd");
 $dumpvars(0, regfile tb);
// Dumping FSDB File (Fast Signal Database) needed for Verdi
 $fsdbDumpfile("tb.fsdb");
 $fsdbDumpvars;
 $display("Welcome to testbench");
 // Execute test cases
 initialization;
 reset sequence;
 #delta cycle;
 // Test Case 1
 $display("Test Case 1");
 write operation(1, 0, 10);
 clock cycle;
 clear;
 read_scoreboard(1, 0, 10);
 read scoreboard(2, 0, 10);
 clock cycle;
 // Test Case 2
 $display("Test Case 2");
 write operation (2, 15, 9);
 clock cycle;
 clear;
 read_scoreboard(1, 15, 9);
 read scoreboard(2, 15, 9);
 clock cycle;
```

```
// Test Case 3
  $display("Test Case 3");
  write_operation(1, 4, 7);
  write_operation(2, 5, 8);
  clock_cycle;
  clear;
  read_scoreboard(1, 4, 7);
  read scoreboard(2, 5, 8);
  clock cycle;
  // Test Case 4
  $display("Test Case 4");
  write operation(1, 10, 22);
  write operation (2, 10, 33);
  clock cycle;
  clear;
  read scoreboard(1, 10, 22);
  read scoreboard (2, 10, 22);
  // End of simulations
  #(clk_period*100);
  $display("End of Simulations");
  $finish;
end
endmodule
```

### Linux Environment

```
rtl.f has the following two lines
./regfile.v
./regfile_tb.v
Make directory that has the following files:
Makefile
regfile_tb.v
regfile.v
rtl.f
make comp
```

### Makefile

```
______
# comp: Target that invokes the clean, vcs, and verdi targets in sequence.
comp : clean vcs verdi
#-----
# vcs: Target to compile the Verilog source files using Synopsys VCS
#simulator.
  Options:
                    : Specifies the file containing the list of #
      -f rtl.f
                      Verilog source files.
      -cm line+fsm+tgl+branch+cond : Enable code coverage metrics (line,
FSM, toggle, branch, condition).
      -timescale=1ns/1ps : Sets the timescale for simulation.
      +vcs+flush+all : Enable flushing of files after simulation.
-full64 : Enables 64-bit compilation.
#
                    : Runs the simulation.
      -R
                    : Enables Verilog Compiler mode.
      +vc
                    : Enables Verilog-2001 features.
      +v2k
      -fsdb
                    : Generates FSDB (Full Signal Database) file for debugging.
      -debug_all : Enables debugging for all modules.
-l run.log : Redirects log output to run.log.
  vcs -f rtl.f -cm line+fsm+tgl+branch+cond -timescale=1ns/1ps
+vcs+flush+all -full64 -R +vc +v2k -fsdb -debug all -l run.log
# verdi: Target to launch the Synopsys Verdi debugger with the specified
      Options:
       -f rtl.f : Specifies the file containing the list of Verilog
source files.
       -ssf tb.fsdb : Specifies the FSDB file to load into Verdi.
       & : Runs Verdi in the background.
#-----
  verdi -f rtl.f -ssf tb.fsdb &
#-----
_____
# clean: Target to remove generated files and clean the working directory.
#______
_____
  rm -rf *~ core csrc simv* group 2* vc hdrs.h ucli.key urg*
*.log novas.* *.fsdb* verdiLog 64* DVEfiles *.vpd group 2.daidir
group 2.vdb wave.vcd
           _____
```

### Simulation Results

```
12 Verdi>run
 13 *Verdi*: Begin traversing the scopes, layer (0).
14 *Verdi*: End of traversing.
  15 Welcome to testbench
  16 Initialization start at time 0
  17 Reset is active low, reset now is 0 at time 0
  18 Test Case 1
  19 Write operation from port 1 at time 202000
  20 Address is 0, data in is 10
  21 Read check operation from port 1 at time 222000
  22 Address is 0, expected data is 10
  23 Read Test passed
  24 Read check operation from port 2 at time 224000
  25 Address is 0, expected data is 10
  26 Read Test passed
  27 Test Case 2
  28 Write operation from port 2 at time 246000
  29 Address is 15, data in is 9
  30 Read check operation from port 1 at time 266000
  31 Address is 15, expected data is 9
  32 Read Test passed
  33 Read check operation from port 2 at time 268000
  34 Address is 15, expected data is 9
  35 Read Test passed
  36 Test Case 3
  37 Write operation from port 1 at time 290000
  38 Address is 4, data in is 7
  39 Write operation from port 2 at time 290000
  40 Address is 5, data in is 8
  41 Read check operation from port 1 at time 310000
  42 Address is 4, expected data is 7
  43 Read Test passed
  44 Read check operation from port 2 at time 312000
  45 Address is 5, expected data is 8
  46 Read Test passed
  47 Test Case 4
  48 Write operation from port 1 at time 334000
  49 Address is 10, data in is 22
  50 Write operation from port 2 at time 334000
  51 Address is 10, data in is 33
  52 Read check operation from port 1 at time 354000
  53 Address is 10, expected data is 22
  54 Read Test passed
  55 Read check operation from port 2 at time 356000
  56 Address is 10, expected data is 22
  57 Read Test passed
  58 End of Simulations
  59 $finish called from file "./regfile_tb.v", line 278.
  60 $finish at simulation time
7 61 Simulation complete, time is 2358000 ps.
```

Figure 3 Verdi Console




Figure 4 Verdi Environment




Figure 5 Verdi Content Memory

Test Case 1 data at address 0 is 10.

Test Case 2 data at address 15 is 9

Test Case 3 data at address 4 is 7, data at address 5 is 8

Test Case 4 data at address 10 is 22 how ever both 2 ports are writing at the same address by the priority of port1

### **Simulation Tools**

### 1. gedit:

Text editor for writing code. It is a lightweight and simple editor commonly used on Linux systems.

#### 2. GNU Make:

The native implementation of the Make utility on Linux. It interprets Makefiles to manage the build process of software projects.

#### 3. **VCS**:

Synopsys VCS (Verilog Compiler Simulator) is a high-performance simulator for digital designs. It's commonly used in the hardware verification domain.

#### 4. Verdi:

Synopsys Verdi is a debug and visualization tool for hardware designs. It helps in the verification and debugging process, providing features like waveform viewing, transaction-level debugging, and more.