Engineering Sector Digital Electronics Design Diploma Eng. Kareem Waseem

# Project 2 SPI Slave with Single Port RAM

Using FPGA Design Flow

**BY: Youssef Ekramy** 

Under the supervision of:

Eng. Kareem Waseem

# **Table of Contents**

1	Proj	ect Specifications	6
	1.1	Input-Output Ports	.6
	1.2	SPI Slave Interface	.6
	1.2.1	Block Diagram	. 6
	1.2.2	Ports	. 6
	1.3	Single Port Synchronous RAM	.7
	1.3.1	Block Diagram	
	1.3.2		
	1.3.3		
		SPI Slave FSM Transitions	
2		ign Flow Code	
		Single Port Synchronous RAM Code	
		SPI Slave Interface Code	
	2.3	Top Module Code1	6
3	Top	Module Testbench Code	7
4	Auto	omation Codes2	21
	4.1	Do Questa sim Simulation Code	21
	4.2	TCL Vivado Design Flow Automation Code	22
5	Que	sta Sim Simulation2	23
	5.1	Simulation Waveform	23
	5.2	Simulation RAM file	25
6	FPC	GA Constraint File2	26
7	Sea	uential FSM-encoded Design2	27
	•	Elaboration Schematic	
		Synthesis Schematic	
		Synthesis Report	
		Synthesis Timing Report	
		Implementation Device	
		Implementation Utilization Report	
		Implementation Timing Report	
O		Messages Tab	
8		-Hot FSM-encoded Design (BEST Timing)	
		Elaboration Schematic	
		Synthesis Schematic	
		Synthesis Report	
		Synthesis Timing Report	
	8.5	Implementation Device	32

8	.6	Implementation Utilization Report	.33
8	.7	Implementation Timing Report	.33
8	.8	Messages Tab	.33
9	Gra	y FSM-encoded Design	34
9	.1	Elaboration Schematic	.34
9	.2	Synthesis Schematic	.34
9	.3	Synthesis Report	.35
9	.4	Synthesis Timing Report	.35
9	.5	Implementation Device	.35
9	.6	Implementation Utilization Report	.36
9	.7	Implementation Timing Report	.36
9	.8	Messages Tab	.37

# **Table of Figures**

Figure 1: SPI Stave Interface with Single Port KAM wrapper	
Figure 2: SPI Slave Interface Block Diagram	6
Figure 3: Single Port Synchronous RAM Block Diagram	7
Figure 4: SPI Slave State Transitions - Coded using Graphviz's DOT language	8
Figure 5: Complete testbench waveform	23
Figure 6: Reset Functionality Test Waveform	23
Figure 7: Write Address Functionality Test Waveform	23
Figure 8: Write Data Functionality Test Waveform	24
Figure 9: Read Address Functionality Test Waveform	24
Figure 10: Read Data Functionality Test Waveform	24
Figure 11: Reset Functionality Test Memory Data	25
Figure 12: Write Functionality Test Memory Data	25
Figure 13: Sequential FSM-encoded Elaboration Schematic	27
Figure 14: Sequential FSM-encoded Synthesis Schematic	27
Figure 15: Sequential FSM-encoded Synthesis Report	28
Figure 16: Sequential FSM-encoded Implementation Device	28
Figure 17: Sequential FSM-encoded Timing Report	28
Figure 18: Sequential FSM-encoded Critical Path	28
Figure 19: Sequential FSM-encoded Hierarchy Utilization Report	29
Figure 20: Sequential FSM-encoded Summary Utilization Report	29
Figure 21: Sequential FSM-encoded Implementation Timing Report	29
Figure 22: Sequential FSM-encoded Messages Tab	30
Figure 23: One-Hot FSM-encoded Elaboration Schematic	31
Figure 24: One-Hot FSM-encoded Synthesis Schematic	31
Figure 25: Hot-One FSM-encoded Synthesis Report	32
Figure 26: One-Hot FSM-encoded Timing Report	32
Figure 27: One-Hot FSM-encoded Critical Path	32
Figure 28: One-Hot FSM-encoded Implementation Device	32
Figure 29: Sequential FSM-encoded Hierarchy Utilization Report	33
Figure 30: Sequential FSM-encoded Summary Utilization Report	33
Figure 31: One-Hot FSM-encoded Implementation Timing Report	33
Figure 32: One-Hot FSM-encoded Messages Tab	33
Figure 33: Gray FSM-encoded Elaboration Schematic	34
Figure 34: Gray FSM-encoded Synthesis Schematic	34
Figure 35: Gray FSM-encoded Synthesis Report	35
Figure 36: Gray FSM-encoded Timing Report	
Figure 37: Gray FSM-encoded Critical Path	
Figure 38: Gray FSM-encoded Implementation Device	35
Figure 39: Gray FSM-encoded Hierarchy Utilization Report	36

Figure 40: Gray FSM-encoded Summary Utilization Report	36
Figure 41: Gray FSM-encoded Implementation Timing Report	36
Figure 42: Grav FSM-encoded Messages Tab.	37

# 1 Project Specifications

# 1.1 Input-Output Ports




Figure 1: SPI Slave Interface with Single Port RAM Wrapper

#### 1.2 SPI Slave Interface

#### 1.2.1 Block Diagram




Figure 2: SPI Slave Interface Block Diagram

#### **1.2.2** Ports

Name	Type	Size	Description
MOSI	Input	1 bit	Master output slave input signal
SS_n		1 bit	Active low Slave select signal
clk		1 bit	Clock Signal
a_rst_n		1 bit	Active low asynchronous reset signal
tx_data		8 bits	Transmitted data required from the RAM to the Master
tx_valid		1 bit	HIGH only when the data is ready to be received from RAM
rx_data	Output	10 bits	Received data from the Master converted from serial into parallel to the RAM
rx_valid		1 bit	HIGH only when the data is ready to be sent to RAM
MISO		1 bit	Master input slave output signal

# 1.3 Single Port Synchronous RAM

#### 1.3.1 Block Diagram




Figure 3: Single Port Synchronous RAM Block Diagram

#### 1.3.2 Parameters

MEM\_DEPTH, Default: 256ADDR\_SIZE, Default: 8

#### 1.3.3 **Ports**

Name	Type	Size	Description
clk		1 bit	Clock Signal
a_rst_n	Input	1 bit	Active low asynchronous reset signal
din		10 bits	Data Input
rx_valid		1 bit	HIGH only accept din[7:0] to save the write/read address internally or write a memory word depending on the most significant 2 bits din[9:8]
dout		8 bits	Data Output
tx_valid	Output	1 bit	Whenever the command is memory read the tx_valid should be HIGH

#### Din[9:8] selects the mode for Read/Write on the single port asynchronous RAM

din[9:8]	Command	Description
00	Write	Hold din[7:0] internally as write address
01	Wille	Write din[7:0] in the memory with write address held previously
10		Hold din[7:0] internally as read address
11	Read	Read the memory with read address held previously, tx_valid should be HIGH, dout holds the word read from the memory, ignore din[7:0].

## 1.4 SPI Slave FSM Transitions




Figure 4: SPI Slave State Transitions - Coded using Graphviz's DOT language

## 2 Design Flow Code

#### 2.1 Single Port Synchronous RAM Code

```
module Single_Port_Synchronous_RAM #(
   /* ----- Design Parameters ----- */
   /* Width of the word in memory */
   parameter MEM WIDTH = 8,
   /* Depth of the memory (No of words in memory) */
   parameter MEM DEPTH = 256,
   /* Address of the location in memory
      (calculated by HDL compiler using $clog2(..)) */
   parameter MEM_ADDR_WIDTH = $clog2(MEM_DEPTH)
       -----*/
   /* [9:8] MODE SELECTION
          ==> Hold din[7:0] internally as write address
             Write
           ==> ==> Write din[7:0] in the memory with write
                       address held previously
                   ==> Hold din[7:0] internally as read address
                   ==> Read the memory with read address held
       11
                       previously, tx valid should be HIGH,
                       dout holds the word read from the memory
                       ignore din[7:0]
   input [MEM WIDTH+1:0] din,
   /* Clock Signal */
   input clk,
   /* Active Low asynchronous reset */
   input a rst n,
   /* HIGH ==> Accept din[7:0] to save the R/W address internally
             Write a memory word depending on the 2 MSBs din[9:8] */
   input rx_valid,
   /* Data Output */
   output reg [MEM_WIDTH-1:0] dout,
   /* Whenever the command is memory read the tx_valid is HIGH */
   output reg tx_valid
```

```
/* Create the RAM block */
reg [MEM WIDTH-1:0] RAM [MEM DEPTH-1:0];
reg [MEM_ADDR_WIDTH-1:0] Addr_rd, Addr_wr;
/* Controller for reset RAM for loop */
integer i;
/* Single port Synchronous RAM logic */
always @(posedge clk or negedge a_rst_n) begin
    if(~a_rst_n) begin
        for (i = 0; i \le MEM_DEPTH; i = i + 1) begin
             RAM[i] <= {MEM_WIDTH{1'b0}};</pre>
        end
        /* Give the outputs zero value */
        dout <= 0;</pre>
        tx_valid <= 0;</pre>
    end
    else begin
        case(din[9:8])
             2'b00: begin
                 if(rx_valid)
                      Addr_wr <= din[7:0];
             end
             2'b01: begin
                 if(rx_valid)
                      RAM[Addr_wr] <= din[7:0];</pre>
             end
             2'b10: begin
                 Addr_rd <= din[7:0];
             end
             2'b11: begin
                 dout <= RAM[Addr_rd];</pre>
             end
        endcase
        /* assign tx_valid value according to Opcode in din */
        if(din[9:8] == 2'b11)
             tx_valid <= 1;</pre>
        else
             tx_valid <= 0;</pre>
    end
```

#### 2.2 SPI Slave Interface Code

```
module SPI Slave Interface (
   /* Input from Master (Master-out-Slave-in) */
   input MOSI,
   /* Activating the slave communication
   input SS_n,
   /* Clock Signal */
   input clk,
   /* Active Low asynchronous reset */
   input a rst n,
   /* Transmitted Data from RAM */
   input [7:0] tx_data,
   /* Signal for validity of tx */
   input tx_valid,
   /* ---- */
   /* Input to Master (Master-in-Slave-out) */
   output reg MISO,
   /* Output to the data to be written in RAM */
   output reg [9:0] rx data,
   /* Signal for validity of rx */
   output reg rx_valid
);
   /* ----- Internal Signals ----- */
   /* Flag if read address done before read data */
   reg Check_READ_ADD_flag;
   /* Counter for Converting Serial to Parallel to tx data port
                Converting Parallel to Series from rx_data port */
   integer Counter = 0;
   /* Storage register for the data used in conversion of Serial to
     Parallel or vice versa */
   reg [9:0] mid data;
   /* Signal for knowing if it is first time to enter READ_DATA */
   reg READ_DATA_First_time;
   /* ----- FSM States ----- */
   /* Defining FSM States Parameters */
   localparam IDLE = 3'b000;
```

```
localparam CHK_CMD = 3'b001;
localparam WRITE = 3'b010;
localparam READ_ADD = 3'b011;
localparam READ_DATA = 3'b100;
reg [2:0] NS,CS;
always @(CS,MOSI,SS_n) begin
    case (CS)
        IDLE:
            begin
                if(~a_rst_n)
                    NS = IDLE;
                else if(SS_n)
                    NS = IDLE;
                else if(~SS_n)
                    NS = CHK_CMD;
                else
                    NS = IDLE;
        CHK_CMD:
            begin
                if(SS_n)
                    NS = IDLE;
                else if((SS_n == 0) && (MOSI == 0))
                    NS = WRITE;
                else if((SS_n == 0) && (MOSI == 1)) begin
                    /* Check if Read Address is done first or not */
                    if(Check_READ_ADD_flag) begin
                        NS = READ_DATA;
                    else begin
                        NS = READ_ADD;
                else
                    NS = CHK_CMD;
            end
        WRITE:
            begin
                if(SS_n)
                    NS = IDLE;
                else
                    NS = WRITE;
        READ ADD:
            begin
                if(SS_n)
                    NS = IDLE;
                else
```

```
NS = READ_ADD;
       READ DATA:
           begin
               if(SS_n)
                   NS = IDLE;
               else
                   NS = READ_DATA;
           end
       default:
           begin
               NS = IDLE;
   endcase
                ----- State Memory ----
always @(posedge clk or negedge a_rst_n) begin
   if(~a_rst_n) begin
       CS <= IDLE;</pre>
       /* Reset Internal Signals (State Controllers) */
       Check_READ_ADD_flag <= 0;</pre>
       Counter <= 0;
       mid_data <= 0;</pre>
       READ_DATA_First_time <= 1;</pre>
   else begin
       /* Assign the next state in the Current state */
       CS <= NS;
always @(posedge clk or negedge a_rst_n) begin
   if(~a_rst_n) begin
       /* Reset Outputs */
       MISO <= 0;
       rx_data <= 0;</pre>
       rx_valid <= 0;</pre>
       Counter <= 0;
       READ_DATA_First_time <= 1;</pre>
   else begin
       /* Assign Outputs */
       case(CS)
       IDLE:
           begin
               /* Reset Outputs */
               MISO <= 0;
               rx data <= 0;</pre>
```

```
rx_valid <= 0;</pre>
         Counter <= 0;
         READ_DATA_First_time <= 1;</pre>
    end
CHK_CMD:
    begin
         /* Reset Outputs */
         MISO <= 0;
         rx_data <= 0;</pre>
         rx_valid <= 0;</pre>
WRITE:
    begin
         if(Counter < 9) begin</pre>
             mid_data <= (mid_data << 1) + MOSI;</pre>
             Counter <= Counter + 1;
         else begin
             /* Completes receiving and send the mid-data
                  to RAM to be stored (either address or
                  data as the RAM will detect the behavior
                  according to rx_data 2 MSBs ) */
             rx_data <= (mid_data << 1) + MOSI;</pre>
             rx_valid <= 1;</pre>
             Counter <= 0;
             mid_data <= 0;
    end
READ_ADD:
    begin
         if(Counter < 9) begin</pre>
             /* Receives Serial Address in Mid-data register */
             mid_data <= (mid_data << 1) + MOSI;</pre>
             Counter <= Counter + 1;</pre>
         else begin
              /* Completes receiving and send the mid-data
                  to RAM to detect which Address will be
                  read */
             rx_data <= (mid_data << 1) + MOSI;</pre>
             rx_valid <= 1;</pre>
             Check_READ_ADD_flag <= 1;</pre>
             Counter <= 0;
             mid_data <= 0;</pre>
```

```
READ_DATA:
                 begin
                      /* Read instruction completely */
                      if((Counter < 9) && READ_DATA_First_time) begin</pre>
                          mid_data <= (mid_data << 1) + MOSI;</pre>
                          Counter <= Counter + 1;
                      end
                      else
                          /* Completes receiving and send the mid-data
                               to RAM */
                          if((Counter == 9) && READ_DATA_First_time) begin
                               rx_data <= (mid_data << 1) + MOSI;</pre>
                               rx_valid <= 1;</pre>
                              Counter <= 0;
                               READ_DATA_First_time <= 0;</pre>
                          end
                      else
                          if(tx_valid && Check_READ_ADD_flag && (~READ_DATA_First_time))
begin
                               /* Check if address is sent or not to the RAM
                               for successful operation */
                               if(Counter < 8) begin</pre>
                                   /* Converts Parallel data to Serial to be
                                       sent to Master */
                                   MISO <= tx_data [Counter];</pre>
                                   Counter <= Counter + 1;</pre>
                               end
                               else begin
                                   /* Completes sending successfully and resets
                                   the address flag and counter */
                                   Check_READ_ADD_flag <= 0;</pre>
                                   READ_DATA_First_time <= 1;</pre>
                                   Counter <= 0;
                                   mid_data <= 0;
                               end
             default:
                 begin
                      /* To avoid any other invalid CS will reset outputs
                         without changing any related internal signals to
                     MISO <= 0;
                      rx_data <= 0;</pre>
                      rx_valid <= 0;</pre>
                 end
             endcase
    end
```

#### 2.3 Top Module Code

```
module SPI Top module(
   /* Input from Master (Master-out-Slave-in) */
   input MOSI,
  /* Activating the slave communication */
  input SS n,
  /* Clock Signal */
  input clk,
   input a_rst_n,
   /* Input to Master (Master-in-Slave-out) */
  output MISO
);
   /* Receiving Data to RAM */
  wire [9:0] rx_data;
  wire rx_valid;
  /* Transmitting Data to RAM */
  wire [7:0] tx_data;
  wire tx_valid;
   /* SPI Slave Module */
   SPI Slave Interface SPI (
     .MISO(MISO),
     .MOSI(MOSI),
     .SS_n(SS_n),
      .clk(clk),
      .a_rst_n(a_rst_n),
      .rx_data(rx_data),
      .rx_valid(rx_valid),
      .tx_data(tx_data),
     .tx_valid(tx_valid)
   );
   /* RAM Module */
  Single_Port_Synchronous_RAM RAM(
     .clk(clk),
     .a_rst_n(a_rst_n),
      .din(rx_data),
      .rx_valid(rx_valid),
      .dout(tx_data),
      .tx_valid(tx_valid)
   );
endmodule
```

## 3 Top Module Testbench Code

```
module SPI_Top_module_tb();
   /* Input from Master (Master-out-Slave-in) */
   /* Activating the slave communication */
   reg SS n;
   /* Clock Signal */
   reg clk;
   /* Active Low asynchronous reset */
   reg a_rst_n;
   /* Input to Master (Master-in-Slave-out) */
   wire MISO;
   /* ----- Internal Signal ----- */
   /* Register to hold data input to module */
   reg [9:0] Input_Data_Address;
   /* Register to hold data output from module */
   reg [7:0] Data_module;
   /* Controller for the for loops */
   integer i;
   /* ----- Module Instantiation ----- */
   SPI_Top_module DUT (
     .MOSI(MOSI),
      .SS_n(SS_n),
      .clk(clk),
      .a_rst_n(a_rst_n),
      .MISO(MISO)
      );
   /* -----*/
   initial begin
      clk = 0;
      forever begin
        #20;
                          // 20 ns period => 50 MHz frequency
         clk = \sim clk;
   initial begin
      $display("START THE SIMULATION");
```

```
$display("Test Case 1: Check Reset Functionality");
a rst n = 0;
                      // Active Low Reset
repeat(3) @(negedge clk);
self checking_task(MISO, 0);
a_rst_n = 1;
$display("TEST CASE 2: Slave is not selected");
SS n = 1;
repeat(3) @(posedge clk);
self_checking_task(MISO, 0);
/* Test Case 3: Send Write address and Data in this address */
$display("TEST CASE 3: Send Write address and Data in this address ");
                     // Slave not selected
SS n = 1;
MOSI = 0;
@(negedge clk);
SS n = 0;
                      // Slave selected
@(negedge clk);
     "00" ==> Write Address Command
   "1010 1100" ==> Address Selected (AC) */
Input_Data_Address = 10'b00_1010_1100;
for(i=0; i<10; i=i+1) begin
   @(negedge clk);
   MOSI = Input_Data_Address[9-i];
end
@(negedge clk); // Ensure data is stable
MOSI = 0;
                      // Clear MOSI
@(negedge clk);
                      // Hold SS_n low for one more clock cycle
                      // Stop communication
SS_n = 1;
repeat(3) @(negedge clk);
SS_n = 0;
@(negedge clk);
      "01" ==> Write Data Command
   "1110 1110" ==> Data Added (EE)
Input_Data_Address = 10'b01_1110_1110;
for(i=0; i<10; i=i+1) begin
   @(negedge clk);
   MOSI = Input_Data_Address[9-i];
@(negedge clk);
                 // Ensure data is stable
MOSI = 0;
                     // Clear MOSI
                      // Hold SS n low for one more clock cycle
@(negedge clk);
```

```
SS n = 1; // Stop communication
repeat(3) @(negedge clk);
$display("Check address 'hAC and data '1110_1110' written in it in RAM");
// $stop;
/* TEST CASE 4: Send Read address and Read Data in this address */
$display("TEST CASE 4: Send Read address and Read Data in this address ");
/* "10" ==> Read Address Command
   "1010 1100" ==> Address Selected
Input_Data_Address = 10'b10_1010_1100;
SS n = 0;
@(negedge clk);
MOSI = Input Data Address[9];
@(negedge clk); // More delay for processing
for(i=1; i<10; i=i+1) begin
   @(negedge clk);
   MOSI = Input_Data_Address[9-i];
@(negedge clk); // Ensure data is stable
MOSI = 0;
MOS1 = 0;
@(negedge clk);
                      // Hold SS_n low for one more clock cycle
                      //Stop communication
repeat(3) @(negedge clk);
   "1011 1100" ==> Redundant bits
Input_Data_Address = 10'b11_1011_1100;
SS_n = 0;
@(negedge clk);
MOSI = Input_Data_Address[9];
repeat(2) @(negedge clk); // More delay for processing
for(i=1; i<10; i=i+1) begin
   @(negedge clk);
   MOSI = Input_Data_Address[9-i];
end
@(negedge clk); // Ensure data is stable
for(i=0; i<8; i=i+1) begin
    @(negedge clk);
    Data_module[i] = MISO;
end
```

```
self_checking_8_bit_task(Data_module, 'b1110_1110);
       @(negedge clk);
                          // Ensure data is stable
       MOSI = 0;
                           // Clear MOSI
       SS_n = 1;
       repeat(3) @(negedge clk);
       $display("END THE SIMULATION");
       $stop;
   /* -----*/
   task self_checking_task;
       input module_out;
       input tb_required;
       begin
          // Check if the output is correct
          if (module_out == tb_required) begin
              $display("Self-checking task: Output is correct");
          else begin
              $display("Self-checking task: Output is incorrect \n");
              $display("module_out = %b, tb_required = %b", module_out,tb_required);
              $stop;
   endtask
   /* -----*/
/* -----*/
   task self_checking_8_bit_task;
       input [7:0] module_out;
       input [7:0] tb_required;
       begin
          // Check if the output is correct
          if (module_out == tb_required) begin
              $display("Self-checking task: Output is correct");
              end
          else begin
              $display("Self-checking task: Output is incorrect \n");
              $display("module_out = %b, tb_required = %b", module_out,tb_required);
              $stop;
          end
       end
   endtask
endmodule
```

#### 4 Automation Codes

#### 4.1 Do Questa sim Simulation Code

```
vlib work
# compile the design modules and the top module
vlog Single_Port_Synchronous_RAM.v SPI_Slave_Interface.v SPI_Top Module.v
# compile the testbench module
vlog SPI Top Module tb.v
# simulate the testbench module
vsim -voptargs="+acc" work.SPI Top module tb
# for the DUT signals
# add wave /DUT/*
# for the internal signals each on its own
# add wave -position insertpoint sim:/SPI Top module tb/DUT/SPI/*
# add wave -position insertpoint sim:/SPI_Top_module_tb/DUT/RAM/*
add wave -position insertpoint \
    sim:/SPI Top module tb/DUT/clk \
    sim:/SPI_Top_module_tb/Input_Data_Address \
    sim:/SPI Top module tb/DUT/MOSI \
    sim:/SPI Top module tb/DUT/SS n \
    sim:/SPI Top module tb/DUT/a rst n \
    sim:/SPI_Top_module_tb/DUT/SPI/NS \
    sim:/SPI Top module tb/DUT/SPI/CS \
    sim:/SPI Top module tb/DUT/MISO \
    sim:/SPI Top module tb/DUT/SPI/mid data \
    sim:/SPI Top module tb/DUT/SPI/Check READ ADD flag \
    sim:/SPI_Top_module_tb/DUT/rx_data \
    sim:/SPI_Top_module_tb/DUT/rx_valid \
    sim:/SPI_Top_module_tb/DUT/RAM/din \
    sim:/SPI Top module tb/DUT/RAM/Addr wr \
    sim:/SPI_Top_module_tb/DUT/RAM/Addr_rd \
    sim:/SPI_Top_module_tb/DUT/tx_data \
    sim:/SPI Top module tb/DUT/RAM/dout \
    sim:/SPI_Top_module_tb/DUT/tx_valid \
    sim:/SPI Top module tb/DUT/SPI/Counter \
    sim:/SPI_Top_module_tb/DUT/RAM/i
run -all
# Save the data in the RAM
mem save -o RAM.mem -f mti -data symbolic -addr hex /SPI Top module tb/DUT/RAM/RAM
```

#### 4.2 TCL Vivado Design Flow Automation Code

```
create project project 6 F:/Electronics/Digital Electronics - KW/SPI
Project/Youssef_Ekramy_Project2 -part xc7a35ticpg236-1L -force
## Add source files & XDC files
add files Single Port Synchronous RAM.v SPI Slave Interface.v SPI Top Module.v
Constraint_SPI_Slave_Interface.xdc
## Elaborate Design (Will open the schematic)
synth_design -rtl -top SPI_Top_Module > elab.log
## Save Schematic
write_schematic elaborated_schematic.pdf -format pdf -force
## Synthesize Design
launch runs synth 1 > synth.log
## open gui (Schematic)
wait on run synth 1
open_run synth_1
## Save Schematic
write_schematic synthesized_schematic.pdf -format pdf -force
## Generate netlist
write_verilog -force switch_LEDs_netlist.v
## Implementation
launch runs impl 1 -to step write bitstream
## open gui (Schematic & Device view)
wait on run impl 1
open_run impl_1
## Open Hardware Manager
open_hw
## load bitstream to FPGA
connect hw server
```

# 5 Questa Sim Simulation

## 5.1 Simulation Waveform




Figure 5: Complete testbench waveform




Figure 6: Reset Functionality Test Waveform




Figure 7: Write Address Functionality Test Waveform




Figure 8: Write Data Functionality Test Waveform




Figure 9: Read Address Functionality Test Waveform




Figure 10: Read Data Functionality Test Waveform

#### 5.2 Simulation RAM file




Figure 11: Reset Functionality Test Memory Data




Figure 12: Write Functionality Test Memory Data

#### 6 FPGA Constraint File

```
## This file is a general .xdc for the Basys3 rev B board
## To use it in a project:
## - uncomment the lines corresponding to used pins
## - rename the used ports (in each line, after get ports) according to the top level
signal names in the project
## Clock signal
# w5 PIN CONNECTED TO CLOCK 33 IS THE DEFNITION OF 3.3v PASSED TO PINS
set_property -dict {PACKAGE PIN W5 IOSTANDARD LVCMOS33} [get ports clk]
#add rhe name of clock in design after -name
create clock -period 10.000 -name clk -waveform {0.000 5.000} -add [get ports clk]
## Switches
set property -dict {PACKAGE PIN V17 IOSTANDARD LVCMOS33} [get ports {a rst n}]
set property -dict {PACKAGE PIN V16 IOSTANDARD LVCMOS33} [get ports {SS n}]
set property -dict {PACKAGE PIN W16 IOSTANDARD LVCMOS33} [get ports {MOSI}]
set property -dict {PACKAGE PIN U16 IOSTANDARD LVCMOS33} [get ports {MISO}]
## Configuration options, can be used for all designs
set property CONFIG VOLTAGE 3.3 [current design]
set property CFGBVS VCCO [current design]
## SPI configuration mode options for QSPI boot, can be used for all designs
set property BITSTREAM.GENERAL.COMPRESS TRUE [current design]
set property BITSTREAM.CONFIG.CONFIGRATE 33 [current design]
set_property CONFIG_MODE SPIx4 [current_design]
```

# 7 Sequential FSM-encoded Design

#### 7.1 Elaboration Schematic




Figure 13: Sequential FSM-encoded Elaboration Schematic

## 7.2 Synthesis Schematic




Figure 14: Sequential FSM-encoded Synthesis Schematic

#### 7.3 Synthesis Report

State	New E	incoding	Previous Encoding	
IDLE		000	000	
CHK_CMD	I	001	001	
WRITE	I	010	010	
READ_DATA	I	011	100	
READ_ADD	I	100	011	
INFO: [Synth 8-3354] enco	ded FSM with state register	'CS_reg' using encoding	'sequential' in module 'SPI_Slave_In	terfa

Figure 15: Sequential FSM-encoded Synthesis Report

#### 7.4 Synthesis Timing Report




Figure 17: Sequential FSM-encoded Timing Report




Figure 18: Sequential FSM-encoded Critical Path

# 7.5 Implementation Device




Figure 16: Sequential FSM-encoded Implementation Device

#### 7.6 Implementation Utilization Report




Figure 19: Sequential FSM-encoded Hierarchy Utilization Report




Figure 20: Sequential FSM-encoded Summary Utilization Report

#### 7.7 Implementation Timing Report




Figure 21: Sequential FSM-encoded Implementation Timing Report

# 7.8 Messages Tab



Figure 22: Sequential FSM-encoded Messages Tab

# 8 One-Hot FSM-encoded Design (BEST Timing)

#### 8.1 Elaboration Schematic




Figure 23: One-Hot FSM-encoded Elaboration Schematic

## 8.2 Synthesis Schematic




Figure 24: One-Hot FSM-encoded Synthesis Schematic

#### 8.3 Synthesis Report

```
INFO: [Synth 8-6157] synthesizing module 'SPI_Top_module' [F:/Electronics/Digital Electronics - KW/SPI Project/SPI_Top_Module.v:1]

INFO: [Synth 8-6157] synthesizing module 'SPI_Slave_Interface' [F:/Electronics/Digital Electronics - KW/SPI Project/SPI_Slave_Interface.v:1]

Parameter IDLE bound to: 1 - type: integer

Parameter CKK_CMD bound to: 2 - type: integer

Parameter READ_DATA bound to: 8 - type: integer

Parameter READ_DATA bound to: 16 - type: integer

Parameter READ_DATA bound to: 16 - type: integer

[NFO: [Synth 8-5554] Detected attribute (* fsm_encoding = "one-hot" *) [F:/Electronics/Digital Electronics - KW/SPI Project/SPI_Slave_Interface.v:59]

INFO: [Synth 8-6155] done synthesizing module 'SPI_Slave_Interface' (1#1) [F:/Electronics/Digital Electronics - KW/SPI Project/SPI_Slave_Interface.v:1]

INFO: [Synth 8-6157] synthesizing module 'Single_Port_Synchronous_RAM' [F:/Electronics/Digital Electronics - KW/SPI Project/Single_Fort_Synchronous_RAM.v:1]

Parameter MEM_MIDIT bound to: 8 - type: integer

Parameter MEM_DEPTH bound to: 8 - type: integer

Parameter MEM_DEPTH bound to: 8 - type: integer

INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [F:/Electronics/Digital Electronics - KW/SPI Project/Single_Port_Synchronous_RAM.v:50]

INFO: [Synth 8-6155] done synthesizing module 'Single_Port_Synchronous_RAM.v:1]

INFO: [Synth 8-6155] done synthesizing module 'Single_Port_Synchronous_RAM.v:1]
```

Figure 25: Hot-One FSM-encoded Synthesis Report

INFO: [Synth 8-3898] No Re-encoding of one hot register 'CS\_reg' in module 'fsm17EC30361100'

#### 8.4 Synthesis Timing Report



Figure 26: One-Hot FSM-encoded Timing Report




Figure 27: One-Hot FSM-encoded Critical Path

#### 8.5 Implementation Device




Figure 28: One-Hot FSM-encoded Implementation Device

#### 8.6 Implementation Utilization Report




Figure 29: Sequential FSM-encoded Hierarchy Utilization Report




Figure 30: Sequential FSM-encoded Summary Utilization Report

#### 8.7 Implementation Timing Report




Figure 31: One-Hot FSM-encoded Implementation Timing Report

#### 8.8 Messages Tab



Figure 32: One-Hot FSM-encoded Messages Tab

# 9 Gray FSM-encoded Design

#### 9.1 Elaboration Schematic




Figure 33: Gray FSM-encoded Elaboration Schematic

# 9.2 Synthesis Schematic




Figure 34: Gray FSM-encoded Synthesis Schematic

#### 9.3 Synthesis Report

95				
96	State	New Encoding	Previous Encoding	
97				
98	IDLE	000	001	
99	CHK_CMD	001	010	
100	WRITE	011	100	
101	READ_DATA	010	101	
102	READ_ADD	111	110	
103				
104	INFO: [Synth 8-3354] encoded FSM with	state register 'CS_reg' using enco	ding 'gray' in module 'SPI_Slave_Interface	• "

Figure 35: Gray FSM-encoded Synthesis Report

#### 9.4 Synthesis Timing Report




Figure 36: Gray FSM-encoded Timing Report




Figure 37: Gray FSM-encoded Critical Path

## 9.5 Implementation Device




Figure 38: Gray FSM-encoded Implementation Device

#### 9.6 Implementation Utilization Report




Figure 39: Gray FSM-encoded Hierarchy Utilization Report




Figure 40: Gray FSM-encoded Summary Utilization Report

#### 9.7 Implementation Timing Report




Figure 41: Gray FSM-encoded Implementation Timing Report

# 9.8 Messages Tab



Figure 42: Gray FSM-encoded Messages Tab