Project Phase 1

Arithmetic Logic Unit

MADE BY

NAMES ID

	-
Youssef Hassan Abdelmaksoud	211002056

Description

We created an Arithmetic Logic Unit (ALU) which is a digital circuit that performs arithmetic and logical operations on two inputs. Our ALU has four basic operations: AND, OR, addition, and subtraction. We also separated the adder and subtractor operations into separate files for modularity and ease of use.

Adder.sv File

```
1 module adder(
     input [N-1:0] a,
2
     input [N-1:0] b,
3
     input cin,
4
     output wire [N-1:0] sum,
5
     output wire cout
6
  );
     parameter N=32;
8
     wire [N:0] temp;
9
     assign sum=a+b+cin;
10
     assign temp=\{1'b0,a\}+\{1'b0,b\};
11
     assign cout=temp[N];
12
13
14
15 endmodule
```

Subtractor.sv File

```
module subtractor(
     input [N-1:0] a,
     input [N-1:0] b,
3
     input bin,
4
     output reg [N-1:0] diff,
     output reg bout
6
  );
     parameter N=32;
8
     wire [N-1:0] neg_a;
9
     wire [N-1:0] neg_b;
10
     assign neg_a = -a + 1;
     assign neg_b = \simb + 1;
12
13
14
     reg [N:0] temp;
15
     always @* begin
16
         temp = \{1'b0, a\} + \{1'b1, neg_b\} + bin;
17
         diff = temp[N-1:0];
18
         bout = temp[N];
19
     end
20
21
22 endmodule
```

Design.sv File(ALU module)

```
'include "adder.sv"
'include "subtractor.sv"
4
5
6 // ALU module
7 module ALU(
8 input [N-1:0] Op1.
9 input [N-1:0] Op2.
10 input [3:0] Opcode.
11 input cin.
12 output reg [N-1:0] Result.
13 output reg zFlag.
14 output reg oFlag.
15 output reg cFlag
16 );
 wire [N-1:0] adder_out;
wire [N-1:0] subtractor_out;
wire cFlag_adder;
wire cFlag_subtractor;
          adder adder_inst(Op1, Op2, cin, adder_out, cFlag_adder);
             // Perform subtraction operation
subtractor subtractor_inst(Op1, Op2, cin, subtractor_out, cFlag_subtractor);
       always @ (*) begin
case (OpCode)
// And operation
4'b0000:
             begin
Result = Op1 & Op2;
                cFlag = 0;
             end
// OR operation
              4'b1111 :
             begin
  Result = Op1 | Op2;
                cFlag = 0;
              4'b1001:
             begin
Result = adder_out;
cFlag=cFlag_adder;
              4'b0110:
             begin
Result = subtractor_out;
cFlag=cFlag_subtractor;
          default: Result =32'b0;
endcase
          // Set the zero flag if the result is zero
zFlag = (Result == 32'b0);
          // Set the overflow flag if the result overflows
if (OpCode == 4'b1001 || OpCode == 4'b0110)
  69
70
71
72
73
74
              oFlag = ((0p1[31] == 0p2[31]) && (Result[31] != 0p1[31]));
              begin
oFlag = 0;
  75
76
77
       en d
       en dmodu le
```

Testbench.sv File

```
1 module test();
    reg [31:0] op1=32'b0011001100110011001100110011;
2
    reg [31:0] op2=32'b1100110011001100110011001100;
3
    reg [3:0] opcode=4'b1111;
4
    reg cin=1'b1;
5
    wire cflag;
6
8
    wire [31:0] result;
9
    wire zflag;
10
    wire oflag;
11
12
    ALU my_alu(op1,op2,opcode,cin,result,zflag,oflag,cflag);
13
14
    initial begin
15
       $monitor("The Result is : %b",result);
16
17
      $monitor("The carry flag is: %b",cflag);
18
19
      $monitor("The Zero Flag is %b",zflag);
20
21
       $monitor("The Overflow Flag is %b",oflag);
22
23
     end
24 endmodule
```

TEST CASES

Test case 1

INPUTS

```
reg [31:0] op1=32'b0011001100110011001100110011;
reg [31:0] op2=32'b1100110011001100110011001100;
reg [3:0] opcode=4'b1111;
reg cin=1'b1;
```

OUTPUTS

Test case 2

<u>INPUTS</u>

```
reg [31:0] op1=32'b0011001100110011001100110011;
reg [31:0] op2=32'b1100110011001100110011001100;
reg [3:0] opcode=4'b0000;
reg cin=1'b0;
```

OUTPUTS

Test case 3

INPUTS

OUTPUTS

Test case 4

INPUTS

OUTPUTS

```
The Result is: 000000000000000000000000000000111
The carry flag is: 0
The Zero Flag is 0
The Overflow Flag is 0

Done
```

Test case 5

INPUTS

```
reg [31:0] op1=32'b1111000011110000111100001;
reg [31:0] op2=32'b00001111000011110000111100001111;
reg [3:0] opcode=4'b1001;
reg cin=1'b0;
```

OUTPUTS

Test case 6

INPUTS

```
reg [31:0] op1=32'b0011001100110011001100110011;
reg [31:0] op2=32'b0100110011001100110011001100;
reg [3:0] opcode=4'b0110;
reg cin=1'b1;
```

OUTPUTS

```
The Result is: 1110011001100110011001100110
The carry flag is: 1
The Zero Flag is 0
The Overflow Flag is 1

Done
```

EDA Playground Project Link

https://www.edaplayground.com/x/wzEA