

Digital IC Design Diploma

Reset Sync Assignment

Under supervision of:


Eng. Ali Eltemsah

Submitted by:

Youssef Ihab Mohamed

- **Test Cases Snippets:**

1) Reset is de-asserted with No. of stages = 2 at negedge clk



2) Reset is de-asserted at posedge clk

