

ITI Summer Training


LAB 2









```
1
 2
      module bin2grey(input[2:0] B,output wire[2:0] G );
 3
 4
 5
      assign G[0] = B[0] ^ B[1];
      assign G[1] = B[2] ^ B[1];
 6
 7
      assign G[2] = B[2];
 8
 9
      endmodule
10
11
12
13
14
      module bin2grey_TB();
15
16
      reg[2:0] B;
17
      wire[2:0] G;
18
19
      bin2grey dut(.B(B),.G(G));
20
21
      initial begin
22
23
          B= 3'b000;
24
          #20
          B= 3'b001;
25
26
          #20
27
          B= 3'b010;
28
          #20
29
          B= 3'b011;
30
          #20
31
         B= 3'b100;
          #20
32
33
         B= 3'b101;
34
          #20
         B= 3'b110;
35
36
          #20
          B= 3'b111;
37
38
39
      end
40
41
42
      endmodule
```






```
1
      module PISO(input clk,rst,S_L,input[3:0] data_in,output reg data_out);
 3
      wire G1,G2,G3,G4,G5,G6,G7;
 4
       reg Q0,Q1,Q2;
 5
       wire D0, D1, D2, D3;
 6
 8
      assign Gl = data_in[0] & !S_L;
 9
       assign G2 = data_in[1] & !S_L;
       assign G3 = data_in[2] & !S_L;
10
      assign G4 = data_in[3] & !S_L;
11
12
13
       assign G5 = S_L & Q0;
      assign G6 = S_L & Q1;
assign G7 = S_L & Q2;
14
15
16
17
       assign D0 = G1;
18
       assign D1 = G5 | G2;
      assign D2 = G6 | G3;
assign D3 = G7 | G4;
19
20
21
22
       always@(posedge clk) begin
23
24
       if(rst) begin
25
          data_out<=1'bx;
26
           Q0 <= 0;
27
            Q1 <= 0;
            Q2 <= 0;
28
29
30
       end
31
32
       else begin
33
34
            Q0 <= D0;
35
            Q1 <= D1;
           Q2 <= D2;
36
37
            data_out <= D3;
38
39
40
42
      end
43
44
      endmodule
45
46
47
48
49
      module PISO_TB();
50
51
52
       wire data out;
       reg[3:0] data_in;
53
54
       reg clk,rst,S_L;
55
       PISO dut(.clk(clk),.rst(rst),.S_L(S_L),.data_in(data_in),.data_out(data_out));
56
57
58
       initial begin
59
         clk = 0;
60
61
        forever begin
62
         clk = #10 ~clk;
63
64
65
        end
66
67
       end
68
69
70
       initial begin
71
       rst = 1;
72
73
74
       #40
75
       rst = 0;
76
77
78
        #10
        S_L = 0;
79
80
        data in=4'b1011;
       #25
81
```


```
82
      S_L = 1;
83
         #200
84
85
86
87
         #10
         S_L = 0;
88
         data_in=4'b0101;
89
90
         #25
91
         S_L = 1;
92
93
        #200
94
95
          #10
96
         S_L = 0;
        data_in=4'bllll;
97
98
99
         S_L = 1;
100
101
102
        end
103
104
105
106
107
       endmodule
108
```






```
module SPIO(input clk,rst,input data_in,output reg [3:0]data_out);
 1
 2
 3
 4
 5
 6
      always@(posedge clk) begin
 7
 8
       if(rst) begin
9
        data_out<=0;
10
11
12
       else begin
13
           data_out[0] <= data_in;</pre>
14
           data_out[1] <= data_out[0];
data_out[2] <= data_out[1];</pre>
15
16
            data_out[3] <= data_out[2];</pre>
17
18
       end
19
20
21
22
23
24
      endmodule
25
26
27
28
29
      module SPIO TB();
30
31
32
      reg clk,rst,data_in;
33
34
      wire[3:0] data_out;
35
36
37
      SPIO dut(.clk(clk),.rst(rst),.data_in(data_in),.data_out(data_out));
38
39
      initial begin
40
        clk =0;
        forever begin
41
```

```
41
       forever begin
42
            clk = #5 ~clk;
43
         end
44
45
      end
46
47
48
49
      initial begin
50
51
        rst = 1;
52
        #20
53
        rst = 0;
54
55
56
        data_in = 1;
57
        #10
58
        data_in = 0;
59
         #10
60
        data_in = 1;
61
         #10
         data_in = 1;
62
         #10
63
64
65
66
67
68
69
        data_in = 0;
70
         #10
         data_in = 0;
71
72
         #10
         data_in = 0;
73
74
         #10
75
        data_in = 1;
76
```







```
1
     module circuit example4(input reset ,clk,taken,output reg predict);
 2
 3
       reg[1:0] state, next_state;
 4
      always@(posedge clk)begin
 5
 6
 7
         if(reset) begin
 8
 9
          state <= 2'b00;
10
11
         end
12
13
        else
14
           state <= next state;
15
16
      end
17
18
19
20
      always@(taken or state) begin
21
22
         case(state)
23
           2'b00: begin
24
25
26
                  if(taken)
                      next_state = 2'b00;
27
28
29
                  else
30
                      next_state = 2'b01;
31
32
                   end
33
34
35
36
           2'b01: begin
37
38
                  if(taken)
                      next_state = 2'b00;
39
40
```

```
41
                 else
42
                    next_state = 2'b10;
43
44
                 end
46
47
48
         2'bl0: begin
49
50
                 if(taken)
51
                    next_state = 2'bl1;
52
53
                 else
54
                    next_state = 2'b10;
55
56
                 end
57
58
59
         2'bll: begin
60
61
                 if(taken)
62
                    next state = 2'b00;
63
64
                 else
65
                    next_state = 2'b10;
66
67
                 end
68
69
70
        endcase
71
72
73
     end
74
75
```

```
77
78
        always@(state) begin
79
80
         case(state)
81
82
             2'b00: predict = 1;
83
84
            2'b01: predict = 1;
85
86
            2'bl0: predict = 0 ;
87
88
            2'bll: predict = 0 ;
89
90
91
          endcase
92
93
94
        end
95
96
97
98
      endmodule
99
```





```
1
       module Seq_detector (input clk,rst,data_in,output reg out);
 2
 3
        parameter state_0 = 3'b000;
 4
        parameter state_1 = 3'b001;
parameter state_2 = 3'b010;
 5
 6
        parameter state_3 = 3'b011;
        parameter state_4 = 3'b100;
 8
 9
        parameter state_5 = 3'b101;
        parameter state_6 = 3'b110;
parameter state_7 = 3'b111;
10
11
12
13
14
        reg[2:0] state, next_state;
15
16
17
18
19
        always@(posedge clk) begin
20
21
           if(rst)
                     state <= state 0;
23
24
           else
                     state <= next_state;
25
26
27
         end
28
29
30
31
        always@(state or data in) begin
32
33
34
         case (state)
35
36
         state_0: begin
37
38
                       if(data_in) begin
                                    next_state <= state_1;</pre>
39
                                    out <= 0;
40
41
                                   end
```


```
41
42
43
                     else
                                 begin
                                  next state <= state 0;
44
45
                                  out <= 0;
46
47
                    end
48
49
50
         state_1: begin
51
52
                     if(data_in) begin
                                  next_state <= state_1;</pre>
53
54
                                  out <= 0;
55
                                  end
56
57
                                  begin
58
                                  next_state <= state_2;</pre>
59
                                  out <= 0;
60
                                  end
61
62
                   end
63
64
65
         state_2: begin
66
67
                     if(data_in) begin
                                  next_state <= state_3;</pre>
68
69
                                  out <= 0;
70
                                  end
71
72
                      else
                                  begin
73
                                  next_state <= state_0;</pre>
74
                                  out <= 0;
75
                                  end
76
77
                    end
78
79
80
81
         state_3: begin
```

```
82
 83
                      if(data_in) begin
 84
                                   next_state <= state_4;</pre>
 85
                                   out <= 0;
 86
                                   end
 87
 88
                      else
                                   begin
89
                                   next_state <= state_2;</pre>
 90
                                   out <= 0;
 91
                                   end
 92
 93
                    end
 94
 95
 96
           state_4: begin
 97
 98
                      if(data_in) begin
99
                                   next_state <= state_1;</pre>
100
                                   out <= 0;
101
                                   end
102
103
                      else
                                   begin
104
                                   next state <= state 5;
105
                                   out <= 0;
106
                                   end
107
108
                    end
109
110
111
112
         state_5: begin
113
114
                      if(data_in) begin
115
                                   next_state <= state_6;</pre>
                                   out <= 0;
116
117
                                   end
118
119
                      else
                                   begin
120
                                   next_state <= state_0;</pre>
121
                                   out <= 0;
```


```
122
                                  end
123
124
                   end
125
126
127
         state_6: begin
128
129
                     if(data_in) begin
130
                                 next state <= state 1;
131
                                 out <= 0;
132
                                 end
133
134
                                 begin
                     else
135
                                 next_state <= state_7;</pre>
136
                                 out <= 0;
137
                                 end
138
139
                   end
140
141
142
          state_7: begin
143
144
                     if(data_in) begin
145
                                 next_state <= state_0;
146
                                 out <= 1;
147
                                 end
148
149
150
                     else
                                 begin
151
                                 next_state <= state_0;
                                 out <= 0;
152
153
                                 end
154
155
                   end
156
157
158
159
         endcase
160
```

```
end
162
163
164
165
      endmodule
166
167
168
169
170
      module Seq_detector_TB();
171
172
173
     reg rst ,clk,data_in;
wire out;
174
175
176
177
178
      Seq_detector dut(.rst(rst),.clk(clk),.data_in(data_in),.out(out));
179
180
181
      initial begin
      clk = 0;
forever begin
182
183
184
185
        clk = #5 ~clk;
186
       end
187
188
189
      end
190
191
      initial begin
192
193
194
      rst = 1;
195
196
      #10
197
     rst = 0;
198
199
```

```
data_in = 1 ;
203
204
205
      #10
206
      data in = 0;
207
      #10
208
      data_in = 1 ;
209
210
      #10
211
     data_in = 1 ;
212
213
214
      #10
215
      data_in = 0 ;
216
      #10
217
      data_in = 1 ;
218
219
220
      #10
      data_in = 0 ;
221
222
      #10
223
224
      data_in = 1 ;
225
226
227
228
229
230
      end
231
232
233
234
235
      endmodule
236
```





Activista 1



```
3
      module clock_divider_1(input clk,rst,output reg clk_2,clk_4,clk_8,clk_16);
 4
 5
 6
 7
 8
       always@(negedge clk) begin
 9
10
        if(rst) begin
11
           clk_2 <= 0;
           clk_4 <= 0;
12
           clk_8 <= 0;
clk_16 <= 0;
13
14
15
         end
16
17
       end
18
19
20
21
22
23
       always@(posedge clk) begin
24
        clk_2 <= ~clk_2;
25
26
27
       end
28
29
30
       always@(posedge clk 2) begin
31
        clk_4 <= ~clk_4;
32
33
34
       end
35
37
       always@(posedge clk_4) begin
39
40
       clk_8 <= ~clk_8;
41
42
      end
43
44
45
      always@(posedge clk_8) begin
46
47
       clk_16 <= ~clk_16;
48
49
      end
50
51
52
53
     endmodule
54
55
56
57
     module clock_divider_TB();
58
59
60
      reg clk,rst;
      wire clk_2,clk_4,clk_8,clk_16;
61
62
       clock_divider_1 dut(.clk(clk),.rst(rst),.clk_2(clk_2),.clk_4(clk_4),.clk_8(clk_8),.clk_16(clk_16));
63
64
      initial begin
65
         clk = 0;
66
        forever begin
68
             clk = #5 ~clk;
69
70
71
        end
72
73
       end
```


```
77
      initial begin
78
79
         rst = 1;
80
81
         #10
82
83
         rst = 0;
84
85
86
87
88
89
90
      end
91
92
     endmodule
```






```
module clock_divider_2(input clk,rst,output reg clk_3);
 1
 2
 3
 4
       integer count;
 5
       always@(clk) begin
 7
8
        if(rst) begin
         clk_3 <= 0;
count = -1;
9
10
11
         end
12
        else if(count == 2)begin
13
         clk_3 <= ~clk_3;
count = 0;
14
15
16
         end
17
18
        else count = count +1;
19
20
21
22
23
24
25
26
27
28
      endmodule
29
30
31
```


```
33
      module clock_divider_TB();
34
35
        reg clk, rst;
36
        wire clk_3;
37
        clock_divider_2 dut(.clk(clk),.rst(rst),.clk_3(clk_3));
38
39
40
        initial begin
41
           clk = 0;
42
          forever begin
43
               clk = #5 ~clk;
44
45
46
          end
47
48
        end
49
50
51
52
        initial begin
53
54
          rst = 1;
55
          #10
56
57
58
          rst = 0;
59
60
61
62
63
64
65
        end
66
67
      endmodule
68
69
```






```
module clock divider 2 (input clk, rst, output reg clk 6);
 1
 2
 3
 4
      integer count;
 5
 6
      always@(clk) begin
 7
8
         if(rst) begin
9
           clk 6 <= 0;
10
           count = -1;
11
         end
12
13
         else if(count == 5)begin
         clk_6 <= ~clk_6;
14
15
          count = 0;
16
          end
17
18
        else count = count +1;
19
20
       end
21
22
23
24
25
26
27
28
      endmodule
29
30
31
32
```

```
33
    module clock divider TB();
34
35
       reg clk, rst;
36
       wire clk_6;
37
       clock_divider_2 dut(.clk(clk),.rst(rst),.clk_6(clk_6));
38
39
40
       initial begin
41
         clk = 0;
42
         forever begin
43
             clk = #5 ~clk;
44
45
46
        end
47
48
       end
49
50
51
52
       initial begin
53
54
         rst = 1;
55
56
         #10
57
58
         rst = 0;
59
60
61
62
63
64
65
       end
66
67
     endmodule
60
```





```
41
42
43
44
45
46
47
48
49
50
51
                else if (rd_en & !empty) begin
                  rd_data <= FIFO[rd_ptr];
rd_ptr <= rd_ptr + 1;
count <= count - 1;
if( rd_ptr == 8 ) rd_ptr <= rd_ptr % 8;</pre>
52
53
                  if(rd_ptr == wr_ptr && count==0)
                                                empty <= 1;
54
55
            end
end
56
57
58
         endmodule
59
60
61
62
63
         module Sync_FIFO_TB();
64
         reg clk,rst,rd_en,wr_en;
reg[31:0] wr_data;
wire full,empty;
65
66
67
68
         wire[31:0] rd_data ;
69
70
71
72
73
74
75
76
77
78
79
80
           \textbf{Sync_FIFO} \  \, \textbf{dut(.clk(clk),.rst(rst),.rd_en(rd_en),.wr_en(wr_en),.wr_data(wr_data),.full(full),.empty(empty),.rd_data(rd_data)); } \\
           initial begin
              clk = 0;
forever begin
  clk = #5 ~clk;
         end
81
```

```
83 initial begin
84
85
      rst =1;
86
87
      #20
88
89
     rst = 0;
90
91
       #10
92
93
      wr en = 1;
      wr_data = 2;
94
95
96
       #10
97
98
      wr_en = 1;
99
      wr_data = 6;
100
101
       #10
102
103
      wr en = 1;
104
      wr_data = 1;
105
106
       #10
107
108
      wr en = 1;
109
      wr data = 9;
110
111
       #10
112
113
      wr en = 1;
114
      wr data = 55;
115
116
      #10
117
118
      wr en = 1;
119
      wr_data = 202;
120
```

```
#10
121
122
123
      wr_en = 1;
       wr_data = 100;
124
125
126
        #10
127
128
129
       wr_en = 1;
130
       wr_data = 22;
131
132
        #10
133
134
       wr_en = 1;
135
       wr_data = 107;
136
        #10
137
138
        wr_en = 0;
139
140
        #10
141
       rd_en = 1;
142
143
144
        #10
145
146
        rd_en = 1;
147
        #10
148
149
       rd_en = 1 ;
150
        #10
151
152
        rd_en = 1 ;
153
        #10
154
155
        rd_en = 1 ;
156
        #10
157
158
       rd_en = 1 ;
159
        #10
160
     ra_en = 1 ;
T9T
        #10
162
163
164
        rd_en = 1 ;
165
166
        #10
167
168
169
        rd_en = 1 ;
170
       #10
         rd_en = 0;
171
172
      end
173
174
175
      endmodule
176
177
178
```