


ITI Summer Training

LAB 1











```
1
      module Counter ( clk, reset, mode, q);
 2
 3
      parameter Width = 4;
 4
 5
      input clk, reset, mode;
 6
      output reg [Width-1:0] q;
 7
 8
      always @(posedge clk) begin
 9
10
         if(reset)
11
                    q < = 0;
12
13
         else begin
14
15
             if (mode) q<=q+1;
16
17
             else
                       q<=q-1;
18
19
20
             if (q==2**Width-1) q<=0;
21
             if(!mode && q==0) q<=0;
22
23
24
         end
25
26
      end
27
28
29
      endmodule
```

```
module Counter_TB();
37
38
      wire[7:0] q;
39
40
      reg clk,mode,reset;
41
42
43
44
45
      Counter #(.Width(8)) COUNT (.clk(clk),.mode(mode),.reset(reset),.q(q));
47
48
49
      initial begin
50
51
       clk = 0;
52
53
     forever begin
54
      #5 clk = ~clk;
55
56
57
59
60
61
62
      initial begin
63
64
65
66
      reset = 1;
67
      #50
68
69
70
      reset = 0;
```


```
71
72
73
      mode = 1;
74
75
      #50
76
77
      mode = 0;
78
79
80
81
      end
82
83
84
      endmodule
85
```






```
1
       module decoder(input[2:0]S ,input en, output reg [7:0] D);
2
3
 4
       always@*
5
 6
       begin
7
8
       if(en) begin
9
       case(S)
10
          3'b000: D=8'b0000_0001;
3'b001: D=8'b0000_0010;
11
12
13
          3'b010: D=8'b0000 0100;
          3'b011: D=8'b0000_1000;
14
          3'b100: D=8'b0001_0000;
3'b101: D=8'b0010_0000;
3'b110: D=8'b0100_0000;
15
16
17
18
         3'b111: D=8'b1000_0000;
19
20
       endcase
21
22
       end
23
24
25
       else D = 0;
26
27
28
29
       end
30
31
32
       endmodule
33
```

```
37
      module decoder TB();
38
39
      wire[7:0] D;
40
41
      reg[2:0] S;
42
43
      reg en;
44
45
      decoder dec(.S(S),.en(en),.D(D));
46
47
      initial begin
48
49
      en =0;
50
51
52
      #20
53
54
      en = 1;
55
      #10
56
57
       S = 0;
58
       #10
59
60
       S = 1;
       #10
61
62
       S = 2;
63
64
       #10
65
66
        S = 3;
67
       #10
68
69
        S = 4;
70
       #10
71
```






```
module mem_buff(input clk ,rst,wr_en,r_en,input[2:0]addr,input[7:0] data_in,output full_flag,empty_flag,output reg [7:0] data_out);
 3
        reg[7:0]mem[0:7];
        reg[3:0] count;
        reg hasing_addr [0:7];
 6
7
        integer i;
 8
10
11
12
       assign full_flag = (count==7) ? 1 : 0;
assign empty_flag = (count==0) ? 1 : 0;
13
14
15
        always@ (posedge clk)
        begin
16
17
18
19
        if(rst) begin
  count <= 0;</pre>
              for(i=0;i<8;i=i+1) hasing_addr[i] = 0;</pre>
20
21
22
23
24
25
26
27
28
29
        if(wr_en && !full_flag) begin
        if (hasing_addr[addr]!=1)
                 count <= count +1;
        mem[addr] <= data_in;
hasing_addr[addr] <= 1;</pre>
30
31
32
        if(count==7)begin
count <= 7;</pre>
33
34
           end
35
36
          end
```


```
37
  38
  39
  40
            if(r_en && !empty_flag) begin
                 data_out <= mem[addr];
  41
  42
  43
                if (hasing_addr[addr]!=0)
  44
                   count <= count -1;
  45
                 hasing_addr[addr]<=0;
  46
  47
  48
             if(count==0)begin
  49
                 count <= 0;
  50
  51
              end
  52
  53
  54
            end
  55
  56
  57
  58
  59
            end
  60
  61
  62
  63
            endmodule
  64
  65
      module mem_TB;
688697007172737457667778808182888899901912101102
      reg clk ,rst,wr_en,r_en;
reg[2:0]addr;
reg[7:0] data_in;
wire full_flag,empty_flag;
wire [7:0] data_out;
       \label{eq:membuff} \textbf{mem(.clk(clk),.rst(rst),.wr_en(wr_en),.addr(addr),.data_in(data_in),.r_en(r_en),.full_flag(full_flag),.empty_flag(empty_flag),.data_out(data_out)); }
      initial begin
         clk = 0;
      forever begin
       #5 clk = ~clk;
       end
      initial begin
       rst =1;
#20
rst = 0;
       data_in = 1;
       wr_en= 1;
addr = 1;
#15
```


```
110
      data_in = 2;
111
       wr_en= 1;
112
       addr = 2;
113
       #15
114
115
116
       data_in = 3;
117
       wr_en= 1;
        addr = 3;
118
119
       #15
120
121
       data_in = 3;
122
       wr_en= 1;
        addr = 3;
123
       #15
124
125
126
       data_in = 4;
        wr_en= 1;
127
       addr = 4;
128
129
       #15
130
       data_in = 5;
wr_en= 1;
131
132
133
        addr = 5;
134
        #15
135
       data_in = 6;
wr_en= 1;
addr = 6;
136
137
138
139
       #15
140
        data_in= 7;
141
       wr_en= 1;
addr = 7;
142
143
144
        #15
145
```


```
146
     wr en=0;
       #5
147
148
149
       r_en= 1;
150
       addr = 1;
151
       #15
152
153
       r en= 1;
154
       addr = 2;
155
       #15
156
157
158
159
       r en= 1;
       addr = 3;
160
161
       #15
162
163
164
      r_en= 1;
165
       addr = 4;
166
       #15
167
168
169
      r_en= 1;
       addr = 5;
170
       #15
171
172
173
174
       r en= 1;
175
       addr = 6;
176
       #15
```

```
wire[3:0] Seq1 = 4'b1011;
wire[3:0] Seq2 = 4'b0011;
wire[3:0] Seq3 = 4'b1010;
wire[1:0] temp = Seq2[1:0] & Seq1[3:2];
result = {2{Seq3[3]},Seq3,temp};
```









```
module ALU(input clk,input[2:0] Operand A,Operand B,input[3:0] opcode,output reg[5:0] Result);
always@(posedge clk) begin
  case (opcode)
  4'b0000: Result <= Operand_A + Operand_B;
  4'b0001: Result <= Operand A - Operand B;
  4'b0010: Result <= Operand_A * Operand_B;
4'b0011: Result <= Operand_A & Operand_B;
4'b0100: Result <= Operand_A & Operand_B;
  4'b0101: Result <= Operand A ^ Operand B;
  4'b0110: Result <= Operand_A &~ Operand_B;
  4'b0111: Result <= Operand A |~ Operand B;
4'b1000: Result <= Operand A ^~ Operand B;
  4'b1001: Result <= Operand_A << Operand_B;
  4'b1010: Result <= Operand A >> Operand B;
  4'b1011: Result <= {Operand_A , Operand_B};
default: Result <=0;</pre>
  endcase
end
endmodule
module ALU TB;
 reg clk;
 reg[2:0] Operand A, Operand B;
 reg[3:0] opcode;
 wire[5:0] Result;
ALU DUT(.clk(clk),.Operand_A(Operand_A),.Operand_B(Operand_B),.opcode(opcode),.Result(Result));
initial begin
 clk =0;
 forever begin
  clk = #5 ~clk;
 end
 end
 initial begin
 Operand A = 8'b000 0111;
 Operand_B = 8'b0000_0001;
 #20
 opcode = 0 ;
```

```
#20
 opcode = 1 ;
  #20
 opcode = 2 ;
   #20
 opcode = 3 ;
   #20
 opcode = 4 ;
   #20
 opcode = 5;
   #20
 opcode = 6 ;
   #20
opcode = 6 ;
 #20
opcode = 7 ;
 #20
opcode = 8;
 #20
opcode = 9 ;
 #20
opcode = 10 ;
#20
opcode = 11 ;
end
endmodule
```