ITI Summer Training

LAB 1_VHDL



1- Behavioural

```
LIBRARY std;
5
      USE IEEE.STD LOGIC 1164.ALL;
 8
9
      USE ieee.numeric_bit.ALL;
10
11
      USE IEEE.std logic arith.all;
12
     USE IEEE.numeric_std.all;
13
14
15
      USE IEEE.std_logic_signed.all;
16
17
      use std.textio.all;
18
19
     entity ADD_SUB_circuit is
20
21
         A, B: in std_logic_vector(3 downto 0);
         Mode: in std logic;
23
         Cout: out std_logic;
24
25
         S: out std_logic_vector(3 downto 0)
       );
26
     end entity ADD_SUB_circuit;
27
28
     architecture behav of ADD_SUB_circuit is
30
31
     begin
32
      pl: process (A, B, Mode)
       variable Temp: std_logic_vector(4 downto 0);
33
      begin
34
        if Mode = '0' then
35
           Temp := ('0' & A) + B;
         else
37
           Temp := ('0' & A) - B;
38
39
         end if;
40
        S <= Temp(3 downto 0);
41
42
         Cout <= Temp(4);
      end process pl;
44
     end architecture behav;
```

2- Data flow

```
22
     entity ADD SUB circuit is
23
       port (
         A, B: in std logic vector(3 downto 0);
24
25
         Mode: in std logic;
26
         Cout: out std logic;
         S: out std logic vector(3 downto 0)
27
28
       );
29
     end entity ADD_SUB_circuit;
30
31
     architecture behav of ADD SUB circuit is
32
33
     begin
34
35
36
          S <= A + B when Mode = '0' else A - B;
37
          Cout <= '1' when ('0' & A) < B(3 downto 0) else '0';
38
39
     end architecture behav;
40
```

3- Structural

```
USE IEEE.std logic signed.all;
18
19
20
      use std.textio.all;
21
22
      library IEEE;
23
      use IEEE.STD LOGIC 1164.ALL;
24
25
26
27
28
      entity Full Adder is
29
              Port (
30
                  X, Y, Cin : in STD LOGIC;
                  S, Cout : out STD LOGIC
31
32
              );
33
          end entity Full Adder;
34
35
      architecture behavioral of Full Adder is
36
      begin
37
          S <= X xor Y xor Cin;
38
          Cout <= (X and Y) or (Cin and (X xor Y));
39
      end behavioral;
40
```

```
64
        entity ADD_SUB_circuit is
65
             Port (
                         : in STD_LOGIC_VECTOR(3 downto 0);
: in STD_LOGIC_VECTOR(3 downto 0);
                  A
B
66
67
                  Mode: in STD_LOGIC; -- Control signal: '1' for subtraction, '0' for addition Cout: out STD_LOGIC; -- Carry-out signal
S: out STD_LOGIC_VECTOR(3 downto 0) -- Sum/difference output
68
69
70
71
             );
72
       end entity ADD_SUB_circuit;
73
74
        architecture structural of ADD_SUB_circuit is
75
             component Full_Adder is
                  Port (
76
77
                        X, Y, Cin : in STD_LOGIC;
78
                        S, Cout : out STD_LOGIC
79
                  );
80
             end component;
81
             signal C0, C1, C2, C3, C4 : STD_LOGIC;
signal S0, S1, S2, S3 : STD_LOGIC;
82
83
84
        begin
85
             FA0: Full_Adder port map (A(0), B(0) xor Mode, Mode, S(0), C0);
             FA1: Full_Adder port map (A(1), B(1) \text{ xor Mode, C0, } S(1), C1); FA2: Full_Adder port map (A(2), B(2) \text{ xor Mode, C1, } S(2), C2);
86
87
             FA3: Full_Adder port map (A(3), B(3) xor Mode, C2, S(3), C3);
88
89
90
             Cout <= C3;
91
       end architecture structural;
```

-Testbench-

```
53
     entity ADD SUB circuit TB is
54
      end entity ADD SUB circuit TB;
55
      architecture TB of ADD_SUB_circuit_TB is
56
57
          COMPONENT ADD SUB circuit
58
             port (
59
                  A, B : in std logic vector(3 downto 0);
60
                  Mode : in std logic;
                  Cout : out std_logic;
61
62
                  S : out std_logic_vector(3 downto 0)
63
              );
64
         END COMPONENT;
65
          signal A, B
                       : std_logic_vector(3 downto 0);
66
          signal Mode : std logic;
67
          signal Cout : std logic;
68
69
          signal S
                      : std logic vector(3 downto 0);
70
71
     begin
72
          dut: ADD_SUB_circuit
73
             port map (
74
                  A => A,
75
                  B => B,
76
                  Mode => Mode,
77
                  S => S,
78
                  Cout => Cout
79
              );
80
81
         stimul: process
82
83
          file in_file : text open read_mode is "D:/in_file.txt";
84
85
          file out file : text open write mode is "D:/out file.txt";
          variable input line : line;
86
         variable output_line : line;
87
         variable A_f, B_f : std_logic_vector(3 downto 0);
88
         variable Mode f : std_logic;
variable Cout f : std_logic;
variable S f
91
         variable S f
                             : std logic vector(3 downto 0);
```

```
93
          begin
 94
               while not endfile(in file) loop
 95
                  wait for 5 ns;
96
                   readline(in file, input line);
97
                  read(input line, A f);
98
                  read(input line, B f);
99
                   read(input line, Mode f);
100
101
                  A <= A f;
102
                   B <= B f;
103
                  Mode <= Mode_f;</pre>
104
105
                  wait for 15 ns; -- Ensure the signals have time to propagate
106
                  Cout f := Cout;
107
108
                   S f := S;
109
110
                  write(output_line, string'("Time = "));
111
                  write (output line, now);
112
                  write(output_line, string'(" inl = "));
113
                  write (output line, A f);
114
                  write(output line, string'(" in2 = "));
115
                  write (output line, B f);
116
                  write(output line, string'(" mode = "));
117
                  write (output line, Mode f);
                  writeline(out_file, output_line);
118
119
120
                  write(output_line, string'("carry_out = "));
                  write (output line, Cout f);
121
                  write(output_line, string'(" out = "));
122
123
                  write(output_line, S_f);
                  writeline(out_file, output_line);
124
125
                  wait for 5 ns;
126
              end loop;
127
128
              wait;
129
          end process stimul;
130 end architecture TB;
```

€ 1+	Msgs				
+ /add_sub_circuit_tb/A	0100	U 0101		0100	
- → /add_sub_circuit_tb/B	0010	U 0101		0010	
<pre>/add_sub_circuit_tb</pre>					
<pre>/add_sub_circuit_tb</pre>					
		1010	0000	0110	
- → /add_sub_circuit_tb		U 0101		0100	
→ /add_sub_circuit_tb		U 0101		0010	
<pre>/add_sub_circuit_tb</pre>					
<pre>/add_sub_circuit_tb</pre>					
II - ♦ /add_sub_circuit_tb	0110	(1010	0000	0110	

```
out_file - Notepad
```

File Edit Format View Help

```
Time = 20 ns in1 = 0101 in2 = 0101 mode = 0
carry_out = 0 out = 1010
Time = 45 \text{ ns} in1 = 0101 in2 = 0101 mode = 1
carry_out = 0 out = 0000
Time = 70 \text{ ns} in1 = 0100 \text{ in2} = 0010 \text{ mode} = 0
carry_out = 0 out = 0110
```



in_file - Notepad

File Edit Format View Help

0101 0101 0 0101 0101 1 0100 0010 0