# **DSP48A1 Project**

Verilog implementation and FPGA flow

**BY: Youssif Ahmed Sayed** 

# **Table of Contents**

1.	]	Project Overview	3
	1.1.	. Description	3
	1.2.	Key Features	3
	1.3.	DSP48A1 Slice in Detail	3
	1.4.	DSP48A1 Slice Primitive	4
2.	]	RTL Code	5
	2.1.	DSP48A1 Module	5
	2.2.	Pipeline stage module	11
	2.3.	Pre-adder/subtracter	12
	2.4.	Post-adder/subtracter	12
	2.5.	. Mux1_4	13
	2.6.	. Mux1_2	13
3.	,	Testbench Code	14
4.	]	Do File	16
5.	(	QuestaSim Waveform	17
6.	(	Constrains File	17
7.	]	Elaboration	18
	7.1.	Messages tab	18
	7.2.	Schematic	18
8.		Synthesis	19
	8.1.	Messages tab	19
	8.2.	Schematic	19
	8.3.	. Report timing summary	20
	8.4.	. Utilization Report	20
9.		Implementation	21
	9.1.	Messages tab	21
	9.2.	Device	21
	9.3.	Design Timing Summary	22
	9.4.	. Utilization Report	22
	9	9.4.1. Hierarchy	22
	9	9.4.2 Summary	22

## 1. Project Overview


#### 1.1. Description

The project focuses on the design and implementation of a DSP48A1 slice within a Spartan-6 FPGA, ideal for math-intensive applications. The DSP48A1 slice is a specialized hardware block that supports complex digital signal processing (DSP) tasks such as multiplication, addition, and accumulation, making it suitable for high-performance applications requiring efficient arithmetic operations.


#### 1.2. Key Features

- 1. **DSP48A1 Slice Design**: Implementation of a DSP48A1 slice utilizing the Spartan-6 FPGA, which includes pipeline stages for enhanced performance in arithmetic operations.
- 2. **Vivado Design Flow**: The project employs the Vivado design suite to perform elaboration, synthesis, and implementation, ensuring the design is error-free through rigorous checks.
- 3. **Testbench Development**: Directed test patterns are utilized in the testbench to verify the design against expected values or waveform outputs.
- 4. **Flexible Configuration**: The design includes configurable parameters such as A0REG, A1REG, B0REG, B1REG, and others, allowing for adjustable pipeline stages to meet specific application needs.
- **5.** Cascade and Reset Ports: Supports cascading multiple DSP48A1 slices and includes asynchronous or synchronous reset capabilities.

#### 1.3. DSP48A1 Slice in Detail



#### 1.4. DSP48A1 Slice Primitive



#### 2. RTL Code

#### **2.1. DSP48A1 Module**

```
module DSP48A1 #(
   /* AOREG, A1REG, BOREG, B1REG can take values of 0 or 1.
    * It defines the number of pipeline stages.A0,B0 are first stage
    * A1,B1 are second stages of pipeline */
   parameter A0REG = 0, /* defaults to 0 (no register) */
                       = 1, /* defaults to 1 (register) */
   parameter A1REG
   parameter BOREG
                       = 0, /* defaults to 0 (no register) */
                       = 1, /* defaults to 1 (register) */
   parameter B1REG
                       = 1, /* default registered */
   parameter CREG
                       = 1, /* default registered */
   parameter DREG
                      = 1, /* default registered */
   parameter MREG
   parameter PREG
                       = 1, /* default registered */
   parameter OPMODEREG = 1, /* default registered */
   parameter CARRYINREG = 1, /* default registered */
   parameter CARRYOUTREG = 1, /* default registered */
   parameter OPMODREG = 1, /* default registered */
   /* The CARRYINSEL parameter is used in the carry cascade input, either the CARRYIN input will
    * be considered or the value of opcode[5]. It can be set to the string CARRYIN or OPMODE5.
    * Default: OPMODE5.Force the output of the mux to 0 if none of these string values exist.
   parameter CARRYINSEL = "OPMODE5",
   /* The B_INPUT parameter defines if the input to the B port is routed from the B input
    * (B_INPUT = DIRECT) or the cascaded input (BCIN) from the previous DSP48A1
    * (B_INPUT = CASCADE). Default: DIRECT. Force the output of the mux to 0 if none of these
   parameter B_INPUT = "DIRECT",
   /* The RSTTYPE parameter selects if all resets for the DSP48A1 should have a synchronous
    * or asynchronous capability. It can be set to ASYNC or SYNC. Default: SYNC
   parameter RSTTYPE = "SYNC"
                             -----DATA PORTS------
   input [17:0]A, /* input to multiplier, and optionally to postadd/sub depending on
                         the value of OPMODE[1:0] */
   post-add/sub depending on OPMODE[1:0] */
   input [47:0]C,
                     /* input to pre-add/sub. D[11:0] are concatenated with A and B and
   input [17:0]D,
                         optionally sent to post-add/sub depending on the value of
                         OPMODE[1:0]. */
   input CARRYIN, /* input to post-adder/substracter */
```

```
output [35:0]M, /* buffered multiplier output, routable to the FPGA logic. it is
                either the MREG out or the direct out of multiplier */
  PREG out or the direct out of post-adder/substracter */
  output CARRYOUT, /* Cascade carry out signal from post-adder/subtracter it is either
               the PREG out or the direct out of post-adder/substracter
              * This output is to be connected only to CARRYIN of adjacent
                DSP48A1 if multiple DSP blocks are used
  output CARRYOUTF, /* Carry out signal from post-adder/subtracter for use in the FPGA logic.
         It is a copy of the CARRYOUT signal that can be routed to the user */
            -----*/
  input clk, /* DSP clock */
  input [7:0]OPMODE, /* control input to select the arithmetic operations of the DSP48A1 */
  /*----*/
  input CEA, /* Clock enable for the A port registers: (A0REG & A1REG) */
  input CEB,
             /* Clock enable for the B port registers: (BOREG & B1REG) */
  /*----*/
  output [17:0]BCOUT,
  /* Cascade output for Port B.The tools translate the BCOUT cascade to the dedicated BCIN
  * input and set the B INPUT attribute for implementation. If not used, this port should be
  * left unconnected. So, BCOUT is the same dedicated cascade(BCIN)
  input [47:0]PCIN, /* Cascade input for Port P */
  output [47:0]PCOUT /* Cascade output for Port P */
);
```

```
/* output of pipeline stage of OPMODE input */
wire [7:0]OPMODE_1;
//----OPMODEREG Stage instantiation-----
peline_stage_mod #(.WIDTH(8),
                  .RSTTYPE(RSTTYPE) // parameter defines the type of rst, takes SYNC or ASYNC
                 )OPMODEREG_stage (.in(OPMODE),
                                                     // [Width-1:0]input
                             .clk(clk),
                             .clk_en(CEOPMODE), // clock enable
                                              // reset signal
                             .rst(RSTOPMODE),
                             .sel(OPMODEREG),
                                               // selction of the mux
                             .out(OPMODE_1)
                            );
wire [17:0]D_1;
                       /* output of pipeline stage of D input */
 peline_stage_mod #(.WIDTH(18), // parameter defines the width of input and output
                  .RSTTYPE(RSTTYPE) // parameter defines the type of rst, takes SYNC or ASYNC
                 )DREG_stage (.in(D),
                                          // [Width-1:0]input
                             .clk(clk),
                             .clk_en(CED), // clock enable
                             .rst(RSTD),
                                          // reset signal
                             .sel(DREG), // selction of the mux
                             .out(D_1)
                                        // output of the mux
wire [17:0]B_0; /*output of the mux after checking there is a dedicated cascade BCIN or not */
// check B_INPUT parameter to detect if there is BCIN or not */
assign B_0=(B_INPUT=="DIRECT")? B :
           (B INPUT=="CASCADE")? BCOUT : 18'b0;
                      /* output of first pipeline stage of B input */
wire [17:0]B_1;
peline_stage_mod #(.WIDTH(18), // parameter defines the width of input and output
                  .RSTTYPE(RSTTYPE) // parameter defines the type of rst, takes SYNC or ASYNC
                 )BOREG_stage (.in(B_0),
                              .clk(clk),
                                           // clock input
                              .clk_en(CEB), // clock enable
                              .rst(RSTB), // reset signal
                              .sel(BOREG), // selction of the mux
                              .out(B_1) // output of the mux
wire [17:0]A_1; /* output of first pipeline stage of A input */
peline stage mod #(.WIDTH(18), // parameter defines the width of input and output
                  .RSTTYPE(RSTTYPE) // parameter defines the type of rst, takes SYNC or ASYNC
                 )AOREG_stage (.in(A),
                              .clk(clk),
                              .clk_en(CEA), // clock enable
                              .rst(RSTA), // reset signal
                              .sel(AOREG), // selction of the mux
                              .out(A_1)
                                          // output of the mux
```

```
/* output of pipeline stage of C input */
wire [47:0]C_1;
//----CREG Stage instantiation-----
peline_stage_mod #(.WIDTH(48), // parameter defines the width of input and output
                 .RSTTYPE(RSTTYPE) // parameter defines the type of rst, takes SYNC or ASYNC
                )CREG_stage (.in(C),
                            .clk(clk),
                                        // clock input
                            .clk_en(CEC), // clock enable
                            .rst(RSTC),
                                        // reset signal
                            .sel(CREG), // selction of the mux
                            .out(C_1) // output of the mux
                           );
wire [17:0]pre_add_sub_out; /* output of pre-adder/substracter */
//----pre-adder/substracter instantiation-----
.in1(B_1),
                               .add_sub(OPMODE_1[6]), // 0->ADDITION,1->SUBSTRACTION(in0-in1)
                               wire [17:0]pre_add_sub_out_1; /* output of mux after checking bypass B */
//----Bypass_Mux instantiation-----
Mux1_2 #(.WIDTH(18) // width of the inputs and output
        )bypass_Mux(.in0(B_1), // [Width-1:0]input0
                   .in1(pre_add_sub_out), // [Width-1:0]input1
                   .sel(OPMODE_1[4]), // 0 ->out=in0 1 ->out=in1
                   .out(pre_add_sub_out_1) // [width-1:0]output
wire [17:0]B_2;
                     /* output of second pipeline stage of B input */
//----B1REG Stage instantiation-----
peline_stage_mod #(.WIDTH(18), // parameter defines the width of input and output
                 .RSTTYPE(RSTTYPE) // parameter defines the type of rst, takes SYNC or ASYNC
                )B1REG stage (.in(pre add sub out 1),
                                                        // [Width-1:0]input
                            .clk(clk),
                                        // clock input
                            .clk_en(CEB), // clock enable
                            .rst(RSTB), // reset signal
                            .sel(B1REG), // selction of the mux
                            .out(B_2) // output of the mux
                           );
assign BCOUT = B 2; /* Cascade output for Port B */
```

```
/* output of second pipeline stage of A input */
wire [17:0]A_2;
peline_stage_mod #(.WIDTH(18), // parameter defines the width of input and output
               .RSTTYPE(RSTTYPE) // parameter defines the type of rst, takes SYNC or ASYNC
              .clk_en(CEA), // clock enable
                           .rst(RSTA),
                                       // reset signal
                           .sel(A1REG), // selction of the mux
                           .out(A_2) // output of the mux
                          );
wire [35:0]Multiplier_out; /* output of multiplying A and B */
assign Multiplier_out = B_2 * A_2;
wire [35:0]Multiplier_out_1; /* output of the pipeline stage of multiplier output Port */
peline_stage_mod #(.WIDTH(36), // parameter defines the width of input and output
               .RSTTYPE(RSTTYPE) // parameter defines the type of rst, takes SYNC or ASYNC
              )MREG_stage (.in(Multiplier_out), // [Width-1:0]input
                           .clk(clk), // clock input
                           .clk_en(CEM), // clock enable
                           .rst(RSTM), // reset signal
                           .sel(MREG), // selction of the mux
                           .out(Multiplier_out_1) // output of the mux
                          );
assign M = Multiplier_out_1; /* M output Port */
//----MUX_X instantiation-----
Mux1_4 MUX_X (.in0({48{0}}), // [47:0]input0
              .in1({12'b0,Multiplier_out_1}), // [47:0]input1
              .in2(P), // [47:0]input2
              .in3({D_1[11:0],A_2,B_2}), // [47:0]input3
              .sel(OPMODE_1[1:0]), // 00->out=in0,01->out=in1,10->out=in2,11->out=in3
              .out(X_out) // [47:0]output
              );
(.in0({48{0}}), // [47:0]input0
Mux1 4 MUX Z
              .in1(PCIN), // [47:0]input1
              .in2(P), // [47:0]input2
              .in3(C_1), // [47:0]input3
              .sel(OPMODE_1[3:2]), // 00->out=in0,01->out=in1,10->out=in2,11->out=in3
               .out(Z_out) // [47:0]output
```

```
wire CARRYIN_0; /* output of the cin mux after checking Carry in will be OPMODE[5] or
                  CARRYIN*/
// check CARRYINSEL parameter to detect if there is BCIN or not */
assign_CARRYIN_0 =(CARRYINSEL=="OPMODE5")? OPMODE_1[5] :
                 (CARRYINSEL=="CARRYIN")? CARRYIN : 0;
wire CARRYIN_1; /* output of the pipeline stage of CARRYIN input Port */
//-----CARRYINREG Stage instantiation-----
peline_stage_mod #(.WIDTH(1), // parameter defines the width of input and output
                 .RSTTYPE(RSTTYPE) // parameter defines the type of rst, takes SYNC or ASYNC
                )CYI_stage (.in(CARRYIN_0), // [Width-1:0]input
                              .clk(clk), // clock input
                             .clk_en(CECARRYIN), // clock enable
                             .rst(RSTCARRYIN), // reset signal
                              .sel(CARRYINREG), // selction of the mux
                             .out(CARRYIN_1) // output of the mux
                             );
wire [47:0]post_add_sub_out; /* output of post-adder/substracter */
wire post_add_sub_cout; /* carry output of post-adder/substracter */
//----Post-adder/substracter instantiation-----
Post_adder_substracter Post_add_substract(.in0(Z_out), // [47:0]in0
                                       .in1(X_out), // [47:0]in1
                                       .cin(CARRYIN_1),
                                       .add_sub(OPMODE_1[7]), // 0->ADDITION,1-> SUBSTRACTION
                                       .out(post_add_sub_out),//[17:0]out= in0 "+/-" (in1+cin)
                                       .cout(post_add_sub_cout) // carry out output
                                       );
//----CARRYOUTREG Stage instantiation-----
peline_stage_mod #(.WIDTH(1), // parameter defines the width of input and output
                 .RSTTYPE(RSTTYPE) // parameter defines the type of rst, takes SYNC or ASYNC
                )CYO_stage (.in(post_add_sub_cout),
                              .clk(clk),
                              .clk_en(CECARRYIN), // clock enable
                             .rst(RSTCARRYIN), // reset signal
                              .sel(CARRYOUTREG), // selction of the mux
                             .out(CARRYOUT)
                                               // output of the mux
assign CARRYOUTF = CARRYOUT;/* CARRYOUTF is the same CARRYOUT. CARRYOUTF sent to cascaded DSP */
//----PREG Stage instantiation-----
peline_stage_mod #(.WIDTH(48), // parameter defines the width of input and output
                 .RSTTYPE(RSTTYPE) // parameter defines the type of rst, takes SYNC or ASYNC
                )PREG stage (.in(post add sub out), // [Width-1:0]input
                              .clk(clk),
                              .clk_en(CEP), // clock enable
                             .rst(RSTP), // reset signal
                             .sel(PREG), // selction of the mux
                             .out(P) // output of the mux
                             );
assign PCOUT = P; /* PCOUT is the same P */
```

#### 2.2. Pipeline stage module

```
module peline_stage_mod (in,clk,clk_en,rst,sel,out);
/* type of the reset is sync or async. It takes SYNC or ASYNC */
parameter RSTTYPE = "SYNC"; /* default reset type is synchronous */
input [WIDTH-1:0]in;
input clk,clk_en,sel,rst;
output [WIDTH-1:0]out;
 reg [WIDTH-1:0]in_r;
 /* generate block according to RSTTYPE prameter */
generate
   if(RSTTYPE=="SYNC")begin
       always @(posedge clk) begin
           if(rst)
               in_r <= 0;
           else begin
               if(clk_en)
                   in_r <= in;</pre>
           end
   end
   else if(RSTTYPE=="ASYNC")begin
       always @(posedge clk or posedge rst) begin
           if(rst)
               in_r <= 0;
           else begin
               if(clk en)
                  in_r <= in;</pre>
           end
endgenerate
/* mux design using assignment statement */
assign out =(sel)? in r : in;
endmodule
peline_stage_mod #(.WIDTH(), // parameter defines the width of input and output
                  .RSTTYPE() // parameter defines the type of rst, takes SYNC or ASYNC
                 )module_name (.in(), // [Width-1:0]input
                            .clk(), // clock input
                            .clk_en(), // clock enable
```

#### 2.3. Pre-adder/subtracter

```
module Pre_adder_substracter (in0,in1,add_sub,out);
input [17:0]in0,in1;
 input add sub;
output reg[17:0]out;
 always @(*) begin
   /* if add_sub control is LOW, addition occurs */
   if(~add_sub)
       out = in0 + in1;
   else
       out = in0 - in1;
end
endmodule
//----module instantiation-----
Pre_adder_substract Module_name(.in0(), // [17:0]in0
                               .in1(), // [17:0]in1
                               .add_sub(), // 0-> ADDITION 1-> SUBSTRACTION(in0-in1)
                               .out() // [17:0]out = in0 (+/-) in1
```

#### 2.4. Post-adder/subtracter

```
module Post_adder_substracter (in0,in1,cin,add_sub,out,cout);
input [47:0]in0,in1;
input add_sub,cin;
output reg [47:0]out;
output reg cout;
 always @(*) begin
    /* if add_sub control is LOW, addition occurs */
   if(~add_sub)
       {cout,out} = in0 +(in1+cin);
   /* if add_sub control is LOW, Substraction occurs */
   else
       {cout,out} = in0 -(in1+cin);
endmodule
//----module instantiation-----
                                  .in1(),
                                            // [47:0]in1
                                            // carry in input
                                  .cin(),
                                  .add_sub(), // 0-> ADDITION 1-> SUBSTRACTION
                                  .out(), // [17:0]out = in0 "+/-" (in1+cin)
                                  .cout()
                                              // carry out output
```

# 2.5. Mux1\_4

```
module Mux1_4 (in0,in1,in2,in3,sel,out);
input [47:0]in0,in1,in2,in3;
input [1:0]sel;
output reg [47:0]out;
 always @(*) begin
   case (sel)
       2'b00: out=in0;
       2'b01: out=in1;
       2'b10: out=in2;
       2'b11: out=in3;
   endcase
endmodule
Mux1_4 MUX_name (.in0(),
                          // [47:0]input0
                 .in1(), // [47:0]input1
                 .in2(), // [47:0]input2
                 .in3(), // [47:0]input3
                 .sel(), // 00->out=in0,01->out=in1,10->out=in2,11->out=in3
                 .out()
                          // [47:0]output
```

# 2.6. Mux1\_2

#### 3. Testbench Code

```
module DSP48A1_tb ();
 parameter AOREG = 0;
 parameter A1REG = 1;
 parameter BOREG = 0;
 parameter B1REG = 1;
  parameter CREG = 1;
 parameter DREG = 1;
 parameter MREG = 1;
  parameter PREG = 1;
 parameter OPMODEREG = 1;
 parameter CARRYINREG = 1;
  parameter CARRYOUTREG = 1;
  parameter CARRYINSEL = "OPMODE5";
 parameter B INPUT = "DIRECT";
 parameter RSTTYPE = "SYNC";
 reg [17:0] A,B,D;
 reg [47:0] C;
 reg CARRYIN,clk;
 reg [7:0] OPMODE;
 reg CEA,CEB,CEC,CED,CECARRYIN,CEM,CEOPMODE,CEP;
 reg RSTA,RSTB,RSTC,RSTCARRYIN,RSTD,RSTM,RSTOPMODE,RSTP;
 reg [47:0] PCIN;
 wire [35:0] M;
 wire [47:0] P,PCOUT;
 wire CARRYOUT, CARRYOUTF;
 wire [17:0] BCOUT;
 /*----*/
DSP48A1 #(
    .AOREG(AOREG),.A1REG(A1REG),.BOREG(BOREG),.B1REG(B1REG),
    .CREG(CREG),.DREG(DREG),.MREG(MREG),.PREG(PREG),
    .OPMODEREG(OPMODEREG),.CARRYINREG(CARRYINREG),
    .CARRYOUTREG(CARRYOUTREG),.CARRYINSEL(CARRYINSEL),
    .B_INPUT(B_INPUT),.RSTTYPE(RSTTYPE)
 ) DUT (.*);
 /*----*/
 initial begin
   clk=0;
    forever begin
        #5;
              clk=~clk;
    end
 end
```

```
/*----*/
initial begin
$display("---START SIMULATION----");
/*----*/
/*-----*/
A = 0; B = 0; C=0; D = 0;
CARRYIN = 0; OPMODE=0;
/*----*/
CEA = 0; CEB = 0; CEC = 0;
CED = 0; CEM = 0; CEP = 0;
CECARRYIN = 0; CEOPMODE = 0;
/*-----*/
RSTA = 0; RSTB = 0; RSTC = 0;
RSTD = 0; RSTM = 0;
                 RSTP = 0;
RSTOPMODE = 0; RSTCARRYIN = 0;
/*-----*/
PCIN = 0;
#20;
//set reset signals
RSTA = 1; RSTB = 1; RSTC = 1;
RSTD = 1; RSTM = 1; RSTP = 1;
RSTOPMODE = 1; RSTCARRYIN = 1;
@(negedge clk);
//clear reset signals
RSTA = 0; RSTB = 0; RSTC = 0;
RSTD = 0; RSTM = 0; RSTP = 0;
RSTOPMODE = 0; RSTCARRYIN = 0;
//set clock enable signals
CEA = 1; CEB = 1; CEC = 1;
CED = 1; CEM = 1; CEP = 1;
//Test Multiplication
A=$random; B=$random;
OPMODE=8'b0000 0000; // M = A * B
repeat(3) @(negedge clk);
//Test Pre-Adder/Substracter
A=18'h0001;
D=$random; B=$random;
OPMODE=8'b0001_0000; // M = 1*(B+D)
repeat(3) @(negedge clk);
//Test Post-Adder/Substracter
C=$random;
OPMODE=8'b0010_1100; // P = 0 + C + OPMODE[5]
```

```
repeat(2) @(negedge clk);

//Test Post-Adder/Substracter after Multiplication
A=$random; B=$random;
OPMODE=8'b0000_0000; // M = A * B
repeat(2) @(negedge clk);
OPMODE=8'b0010_1101; // P= M + C + OPMODE[5]
repeat(3) @(negedge clk);

$display("----END SIMULATION----");
$stop;
end
endmodule
```

#### 4. Do File

```
#Compile files with names

Vlog DSP48A1.v DSP48A1_tb.v Mux1_2.v Mux1_4.v peline_stage_mod.v Post_adder_substract.v Pre_adder_substract.v

#simulate The TB file with module Name

vsim -voptargs=+acc work.DSP48A1_tb


#add objects name to wave Window

add wave -position insertpoint \sim:/DSP48A1_tb/DUT/*

run -all

wave zoom full
```

## 5. QuestaSim Waveform



#### 6. Constrains File

```
## This file is a general .xdc for the Basys3 rev B board

## To use it in a project:

## To use it in a project:

## - uncomment the lines corresponding to used pins

## - rename the used ports (in each line, after get_ports) according to the top level signal names in the project

## Clock signal

## Clock signal

## Clock -add -name clk -period 10.00 -waveform {0 5} [get_ports clk]

## Configuration options, can be used for all designs

## configuration options, can be used for all designs

## set_property CPGBVS VCCO [current_design]

## SPI configuration mode options for QSPI boot, can be used for all designs

## SPI configuration mode options for QSPI boot, can be used for all designs

## SPI configuration mode options for QSPI boot, can be used for all designs

## SPI configuration mode options for QSPI boot, can be used for all designs

## SPI configuration mode options for QSPI boot, can be used for all designs

## SPI configuration mode options for QSPI boot, can be used for all designs

## SPI configuration mode options for QSPI boot, can be used for all designs

## SPI configuration mode options for QSPI boot, can be used for all designs


## SPI configuration mode options for QSPI boot, can be used for all designs

## SPI configuration mode options for QSPI boot, can be used for all designs


## SPI configuration mode options for QSPI boot, can be used for all designs
```

#### 7. Elaboration

#### 7.1. Messages tab



#### 7.2. Schematic




# 8. Synthesis

## 8.1. Messages tab




#### 8.2. Schematic



## 8.3. Report timing summary




## 8.4. Utilization Report




# 9. Implementation

## 9.1. Messages tab



#### 9.2. Device




# 9.3. Design Timing Summary

#### **Design Timing Summary**

etup		Hold		Pulse Width	
Worst Negative Slack (WNS):	4.215 ns	Worst Hold Slack (WHS):	0.261 ns	Worst Pulse Width Slack (WPWS):	4.500 ns
Total Negative Slack (TNS):	0.000 ns	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS):	0.000 ns
Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0
Total Number of Endpoints:	125	Total Number of Endpoints:	125	Total Number of Endpoints:	181

## 9.4. Utilization Report

# 9.4.1. Hierarchy



# **9.4.2.** Summary

#### Summary

Resource	Utilization	Available	Utilization %
LUT	254	133800	0.19
FF	179	267600	0.07
DSP	1	740	0.14
IO	327	500	65.40

