### 3. Question 3

#### 3.1. Design code "single port ram"

```
parameter MEM_WIDTH = 16,
   parameter MEM_DEPTH = 1024,
   parameter ADD_SIZE = 10,
   parameter ADDR_PIPELINE = "FALSE", /* If "TRUE", the address should be pipelined before writing/reading the RAM, if
   parameter DOUT_PIPELINE = "TRUE",
   parameter PARITY_ENABLE = 1
 input [MEM_WIDTH-1:0]din,
 input [ADD_SIZE-1:0]addr,
                      /* enable signal for the flipflop that pipelines the address */
/* enable signal for the flipflop that pipelines the data out */
/* enable signal for writing in ram */
 input dout en.
 input wr_en,
 input rd_en, /* enable signal for reading from ram */
input blk_select, /* enable signal to the ram */
 input clk, /* clock signal input */
input rst, /* active high synchronous reset */
 output [MEM_WIDTH-1:0]dout, /* data out of Ram */
 output parity_out  /* calculates the even parity on the dout bus */
reg[MEM_WIDTH-1:0]mem [MEM_DEPTH-1:0];
wire [ADD_SIZE-1:0]addr_final; /* the address I will use to access the location of reading or writing */
   if(ADDR_PIPELINE=="TRUE")
       peline_stage_mod #(.WIDTH(ADD_SIZE), // parameter defines the width of input and output
                 )ADDR_PIPELINE_reg (.in(addr), // [Width-1:0]input
                                         .FF_en(addr_en), // clock enable
                                         .rst(rst),  // reset signal
.sel(1),  // selction of the mux
   else if(ADDR_PIPELINE=="FALSE")
                 )ADDR_PIPELINE_reg (.in(addr), // [Width-1:0]input .clk(clk), // clock input
                                         .FF_en(addr_en), // clock enable
                                         .rst(rst), // reset signal
.sel(0), // selction of the mux
reg [MEM_WIDTH-1:0]dout_from_mem; /* the direct data output of Ram */
always @(posedge clk ) begin
       dout_from_mem <= 0;</pre>
       if(blk_select)begin
                 mem[addr_final] <= din;</pre>
             if(rd_en)
                 dout_from_mem <= mem[addr_final];</pre>
   if(DOUT_PIPELINE=="TRUE")
       peline_stage_mod #(.WIDTH(MEM_WIDTH), // parameter defines the width of input and output
.RSTTYPE("SYNC") // parameter defines the type of rst, takes SYNC or ASYNC
                 )Dout_PIPELINE_reg (.in(dout_from_mem), // [Width-1:0]input
                                         .FF_en(dout_en), // clock enable
                                                       // selction of the mux
                                          .out(dout)
                                                         // output of the mux
```

```
else if(DOUT_PIPELINE=="FALSE")

peline_stage_mod #(.WIDTH(ME_WIDTH), // parameter defines the width of input and output

.RSITYPE("SYNC") // parameter defines the type of rst, takes SYNC or ASYNC

bout_PIPELINE_reg (.in(dout_from_mem), // [Midth-1:0]input

.clk(clk), // clock input

.fF_en(dout_en), // clock enable

.rst(rst), // reset signal

.sel(0), // selction of the mux

.out(dout) // output of the mux

.out(dout) // output of the mux

endgenerate

/* Calculate parity check if the PARITY_ENABLE = 1 */

generate

if(PARITY_ENABLE==1)

assign parity_out = ^dout;

else if(PARITY_ENABLE==0)

assign parity_out = 0;

endgenerate

endmodule //Ram
```

### 3.2. Pipeline\_stage\_module

```
module peline_stage_mod (in,clk,FF_en,rst,sel,out);
   input [WIDTH-1:0]in;
input clk,FF_en,sel,rst;
   output [WIDTH-1:0]out;
   reg [WIDTH-1:0]in_r;
      if(RSTTYPE=="SYNC")begin
         always @(posedge clk) begin
               if(FF_en)
         always @(posedge clk or posedge rst) begin
             if(rst)
                if(FF_en)
                   in_r <= in;</pre>
```

#### 3.3. Testbench

```
blk_select = 0;
                                                                                           addr = 0;
                                                                                           rst = 1;
  parameter MEM_WIDTH = 16,
  parameter MEM_DEPTH = 1024,
                                                                                           rst = 0;
/* enable blk_select */
  parameter ADD_SIZE = 10,
 parameter ADDR_PIPELINE = "FALSE",
parameter DOUT_PIPELINE = "TRUE",
  parameter PARITY_ENABLE = 1
                                                                                           rd en = 1;
                                                                                                             wr_en = 0;
                                                                                           din =$random:
                                                                                           addr=$random;
reg [ADD_SIZE-1:0]addr;
reg addr_en;
                                                                                           rd_en = 0; wr_en = 1;
reg dout_en;
                                                                                           din =$random;
                                                                                           addr =$random;
reg rd_en;
                                                                                           repeat(2) @(negedge clk);
reg blk_select;
                                                                                           wr_en = 0;
/* Dout pipeline (if enabled) */
                                                                                          dout_en = 1;
@(negedge clk);
wire [MEM_WIDTH-1:0]dout;
                                                                                           dout_en = 0;
/* Test Case 6: Write and Read multiple addresses */
wire parity_out;
                                                                                           blk_select = 1;
                                                                                           for ( i = 0; i < 10; i = i + 1) begin
din = i;
addr = $urandom_range(0,512);
                                                                                                repeat(2) @(negedge clk);
                                                                                           wr en = 0;
                                                                                           rd_en = 1;
                                                                                           for ( j = 0; j < 10; j = j + 1) begin
addr = $urandom_range(512,1024);
                                                                                               repeat(2) @(negedge clk);
 $display("---START SIMULATION---");
                                                                                           rd en = 0;
  $readmemh("mem.dat",DUT.mem);
/* intialize the inputs */
                                                                                           $display("---END SIMULATION---");
  dout_en = 0;
   rd_en = 0;
   blk_select = 0;
```

# 3.4. Memory data file

Mem.dat

## 3.5. QuestaSim Waveform

♦ dk	1'h0		LTL.	ПП	$\cap$ $\cap$					ъ	ור			пг	ιЬ	пп			пг	ו חו				
blk select	1'h0		7																					
<b>B</b> - <b>♦</b> i	32'dx		·		_d	71	12	ĬЗ	14	<u>15</u>	6	χ7	Y8	9	10					_	_			-
	16'h0000	0000	(3524 )	1609	(0000	(0001	(0002	(0003	0004	(0005	0006	(0007	(0008	0009										
addr_en	1'h0																							
<b>⊕</b>	10'd0	0	(641 )	511	(135	(115	χo	(454	198	(202	319	(423	(28	303	756	(1022	(934	(568	817	657	(655	(512	(689	952
→ addr_final	10'd0	0	(641 )	511	(135	(115	(0	(454	198	(202	319	(423	(28	303	756	(1022	(934	568	817	657	655	512	689	952
→ wr_en	1'h0			$\neg \neg$	$\neg \uparrow$										Щ	$\longrightarrow$								
→ rd_en	1'h0		л																					
dout_en	1'h0																	_						
H- dout_from_mem	16'hxxxx		4b25												fc18	3 (78	1 (178	3 (1e67	<u>(db61</u>	(de0)	7 (8bf	7 Xbcac	<u> [ a4d8</u>	(3406
<b>⊕</b> dout	16'hxxxx	(0000			4b25																			_
parity_out	1'hx 32'hxxxxxxxx	_	_	_														V		V	<b></b>		V	
±-→ ) =-→ mem	32 nxxxxxxxx 16'h4a4f 16'h73c	4-45.70-	1 d04f 1f	V 4 - 45 70-	1 14-4	5 Y4	46 V 4 - 41	V 4-45	V 4 - 45	14-45	V 4 - 45	V 4 - 45	V 4 - 45				(0000							
E- Illelli	10114441 1011/30	4a4F /3C	1 qu4r 1r	<u>Дчачг /30</u>	1 1484	r / 48	<u>41 74941</u>	дчачг	дчачг.	(4841 .	. дчачг.	, 4841	дчачг.	. <u>Дчачг</u> /	3C1 CU4	H 1136 4	:20 a606 ac	36 IDU6 dD	е дарс ас	20 0508	4694 761	JL 231D 626	26 /UZ1 erz	0 003
<u>+</u> - <b>/&gt;</b> [612]	16'hcc62	cc62										$\overline{}$									$\overline{}$			
							_					_				_								
<u>+</u>		5c06	χ.	d609																				
<b>4</b> [610]	16'ha4£2.	o462	χ.	d609																				
4 [610] - 4 [455]	16'hə462 16'hd221	e4€? d221	χ,	d609																				
[610] 	16'ha482 16'hd221 16'hdf17	od€3 d221 df17	χ.	d609				(0003																
[610] - (455] - (454] - (453]	16'hadê? 16'hd221 16'hdf17 16'he92c	ad63 d221 df17 e92c	X.	1609				(0003																
(510) (55) (455) (454) (453)	16'ha46'? 16'hd221 16'hdf17 16'he92c	a4€2 d221 df17 e92c	)(i	d609				(0003																
4 [610] -4 [455] -4 [454] -4 [453] -4 [424]	16'ha462 16'hd221 16'hdf17 16'he92c 16'h3548	d221 df17 e92c 10 f 3548	X.	d609				(0003				Yoonz												
(453) 	16'hade? 16'hd221 16'hdf17 16'he92c 16'h3548 16'ha52f	d221 df17 e92c 3548 a52f	χι	d609				(0003				(0007												
(455) (455) (454) (453) (453) (424) (424) (423)	16'hade? 16'hd221 16'hdf17 16'he92c 16'h3548 16'ha52f	d221 df17 e92c 10 f 3548	χ	1609				(0003			(0006	(0007												
(45) (45) (45) (45) (45) (45) (45) (42) (42) (42) (42)	16'had22 16'hd221 16'hdf17 16'h692c 16'h3548 16'h352f 16'h452f	d221 df17 e92c 3548 a52f	χι	1609				(0003			(0006	X0007		¥0009										
(423) (423) (424) (423) (423) (423) (423) (423) (423) (423) (423)	16'h-s6'? 16'hd221 16'hd17 16'he92c 16'h3548 16'h3548 16'h453 16'h5353	### def n de	X.	d609				(0003			(0006	X0007		X0009										
(454) (424) (423) (424) (423) (423) (423) (423) (423) (423)	16'had? 16'hd221 16'hd717 16'he92c 16'h3548 16'h352f 16'hf4b3 16'hb353	d451 d221 df17 e92c so f 3548 a52f f4b3 b353	X	1609				(0003		10005	(0006	X0007		(0009										
4 (454) 4 (454) 4 (454) 4 (454) 4 (454) 4 (424) 4 (424) 4 (319) 4 (319) 4 (202) 4 (202)	16'h-46'2 16'hd221 16'hd17 16'hd17 16'he92c 16'h3548 16'h3548 16'h553 16'h453 16'h598 16'h596	d451 d221 df17 e92c so f 3548 a52f f4b3 b353 ae98 b796	Х.	d609				(0003			(0006	X0007		X0009										
. (424) . (303) . (303) . (200) . (200) . (200)	16'had6': 16'hd221 16'hd221 16'hd9'17 16'he92c 16'h3548 16'h852f 16'hf493 16'h553 16'hae98 16'hae98 16'hb764	a469 d221 df17 e92c 3548 a52f f4b3 b353 ae98 b796 fcb3	X	d609				(0003			(0006	X0007		X 0009										
4 (454) 4 (454) 4 (454) 4 (454) 4 (454) 4 (424) 4 (424) 4 (319) 4 (319) 4 (202) 4 (202)	16'h-46'2 16'hd221 16'hd17 16'hd17 16'he92c 16'h3548 16'h3548 16'h553 16'h453 16'h598 16'h596	d451 d221 df17 e92c so f 3548 a52f f4b3 b353 ae98 b796	X	1609				(0003	¥0004		(0006	X0007		X0009										

#### **3.6.** Do File


```
#create Work Folder
    vlib work
    #Compile files with names
    vlog Single_Port_syn_Ram.v Single_Port_syn_Ram_tb.v
    #simulate The TB file with module Name
    vsim -voptargs=+acc work.single_port_Ram_tb
    #add the variables and internal signals with specific order to notice them easily
    add wave -position insertpoint \
    sim:/single_port_Ram_tb/DUT/MEM_WIDTH \
    sim:/single_port_Ram_tb/DUT/MEM_DEPTH \
    sim:/single_port_Ram_tb/DUT/ADD_SIZE \
    sim:/single_port_Ram_tb/DUT/ADDR_PIPELINE \
    sim:/single_port_Ram_tb/DUT/DOUT_PIPELINE \
    sim:/single_port_Ram_tb/DUT/PARITY_ENABLE \
    sim:/single_port_Ram_tb/DUT/rst \
    sim:/single_port_Ram_tb/DUT/clk \
    sim:/single_port_Ram_tb/DUT/blk_select \
    sim:/single_port_Ram_tb/i \
    sim:/single_port_Ram_tb/DUT/din \
    sim:/single_port_Ram_tb/DUT/addr \
    sim:/single_port_Ram_tb/DUT/addr_en \
    \sim:/single_port_Ram_tb/DUT/addr_final \
    sim:/single_port_Ram_tb/DUT/wr_en \
28 sim:/single_port_Ram_tb/DUT/rd_en \
    sim:/single_port_Ram_tb/j \
    sim:/single_port_Ram_tb/DUT/dout_from_mem \
    sim:/single_port_Ram_tb/DUT/dout_en \
    sim:/single_port_Ram_tb/DUT/dout \
    sim:/single_port_Ram_tb/DUT/parity_out \
    sim:/single_port_Ram_tb/DUT/mem
   run -all
    wave zoom full
```


## 3.7. Elaboration

# 3.7.1. Messages Tab



#### 3.7.2. Schematic







## 3.8. Synthesis

## 3.8.1. Messages Tab




#### 3.8.2. Schematic





## 3.9. Utilization report summary




# 3.10. Snippet from Netlist file

```
• • •
                                                                                                                                                             (din,
addr,
addr_en,
dout_en,
                                                                                                                                      dout_en,
wr_en,
rd_en,
blk_select,
clk,
rst,
dout,
parity_out);
input [15:0]din;
input [9:0]addr;
input addr en:
                                                                                                                       input [9:0]addr;
input addr_en;
input dout_en;
input wr_en;
input rd_en;
input blk_select;
input clk;
input rst;
output [15:0]dout;
output parity_out;
                                                                                                                output parity_out;

wire \cconstd>;
wire \ccols, \cconstd>;
wire \ccols, \cconstd>;
wire \ccols, \ccol
```

# 3.11. Implementation

## 3.11.1. Messages Tab



## **3.11.2. Schematic**

