# 4. Question 4

## 4.1. Design code

```
module fifo_memory #(
    parameter FIFO_WIDTH = 16,
    parameter FIFO_DEPTH = 512,
    parameter ADDR_SIZE = $clog2(FIFO_DEPTH) /* Address size based on the memory depth */
    input [FIFO_WIDTH-1:0] din_a,
    input wen_a,
    input ren_b,
    input clk_a,
                                             /* Clock for port a, used in the writing operation */
    input clk_b,
    output reg [FIF0_WIDTH-1:0] dout_b, /* Read Data: The output data bus used when reading from the FIFO */
output reg full, /* Full Flag: Indicates FIFO is full */
    output reg empty
    reg [FIFO_WIDTH-1:0] fifo_mem [FIFO_DEPTH-1:0];
    reg [ADDR_SIZE-1:0] wr_ptr, rd_ptr;
    reg [ADDR_SIZE:0] fifo_count;
    always @(posedge clk_a ) begin
        if (rst) begin
             wr_ptr <= 0;
             fifo_count <= 0;</pre>
             full <= 0;
         end else if (wen_a && !full) begin
            fifo_mem[wr_ptr] <= din_a;</pre>
             wr_ptr <= wr_ptr + 1;</pre>
             fifo_count <= fifo_count + 1;</pre>
             empty <= 0;
             if (fifo_count + 1 == FIFO_DEPTH)
                 full <= 1;
    always @(posedge clk_b) begin
        if (rst) begin
            rd_ptr <= 0;
             dout_b <= 0;
             empty <= 1;
         end else if (ren_b && !empty) begin
             dout_b <= fifo_mem[rd_ptr];</pre>
             rd_ptr <= rd_ptr + 1;
             fifo_count <= fifo_count - 1;</pre>
             full <= 0;
             if (fifo_count - 1 == 0)
                 empty <= 1;</pre>
```


#### 4.2. Testbench

```
localparam FIFO_WIDTH = 16;
       localparam ADDR_SIZE = $clog2(FIFO_DEPTH);
       reg [FIFO_WIDTH-1:0] din_a;
       reg ren_b;
       reg clk_b;
       reg rst;
       wire [FIFO_WIDTH-1:0] dout_b;
       wire empty;
       fifo_memory #(
          .FIFO_WIDTH(FIFO_WIDTH),
           .FIFO_DEPTH(FIFO_DEPTH),
           .ADDR_SIZE(ADDR_SIZE)
          clk_a = 0;
           forever #5 clk_a = ~clk_a; // 10ns period
       /*----*/
           forever #5 clk_b = \sim clk_b; // 10ns period
       initial begin
          $display("---START SIMULATION---");
          ren_b = 0;
          @(negedge clk_a);
          @(negedge clk_a);
          @(negedge clk_a);
          din_a = 16'hDCBA;
          @(negedge clk_a);
          din_a = 16'hCBCB;
          ren_b = 1;
          @(negedge clk_b);
          ren_b = 0;
          @(negedge clk_b);
          $display("---END SIMULATION---");
           $stop;
          $monitor("rst=%b, wen_a=%b, ren_b=%b, din_a=%h, dout_b=%h, full=%b, empty=%b", rst, wen_a, ren_b, din_a, dout_b, full, empty);
```

## 4.3. QuestaSim Transcript

```
# ---START SIMULATION---
# rst=1, wen_a=0, ren_b=0, din_a=0000, dout_b=xxxx, full=x, empty=x
# rst=1, wen_a=0, ren_b=0, din_a=0000, dout_b=0000, full=0, empty=1
# rst=0, wen_a=0, ren_b=0, din_a=0000, dout_b=0000, full=0, empty=1
# rst=0, wen_a=1, ren_b=0, din_a=abcd, dout_b=0000, full=0, empty=1
# rst=0, wen_a=1, ren_b=0, din_a=abcd, dout_b=0000, full=0, empty=0
# rst=0, wen_a=1, ren_b=0, din_a=cbch, dout_b=0000, full=0, empty=0
# rst=0, wen_a=1, ren_b=0, din_a=cbch, dout_b=0000, full=0, empty=0
# rst=0, wen_a=0, ren_b=1, din_a=cbch, dout_b=0000, full=0, empty=0
# rst=0, wen_a=0, ren_b=1, din_a=cbch, dout_b=abcd, full=0, empty=0
# rst=0, wen_a=0, ren_b=1, din_a=cbch, dout_b=cbch, full=0, empty=0
# rst=0, wen_a=0, ren_b=1, din_a=cbch, dout_b=cbch, full=0, empty=1
# rst=0, wen_a=0, ren_b=0, din_a=cbch, dout_b=cbch, full=0, empty=1
# rst=0, wen_a=0, ren_b=0, din_a=cbch, dout_b=cbch, full=0, empty=1
# rst=0, wen_a=0, ren_b=0, din_a=cbch, dout_b=cbch, full=0, empty=1
# rst=0, simuLATION---
```

## 4.4. QuestaSim Waveform




#### 4.5. Elaboration

## 4.5.1. Messages Tab




#### 4.5.2. Schematic




# 4.6. Synthesis

# 4.6.1. Messages Tab



# 4.6.2. Schematic




# 4.7. Implementation

# 4.7.1. Utilization Report




#### Summary

Resource	Utilization	Available	Utilization %
LUT	20	20800	0.10
FF	18	41600	0.04
BRAM	0.50	50	1.00
IO	39	106	36.79



# 4.7.2. FPGA Device



# 4.8. Snippet from Netlist file

```
clk_a,
        clk_b,
        dout_b,
      input ren_b;
      input clk_a;
      input clk_b;
     output empty;
     wire clk_a;
     wire clk_b_IBUF;
wire clk_b_IBUF_BUFG;
     wire [15:0]din_a_IBUF;
     wire empty;
     wire empty_OBUF;
     wire fifo_mem_reg_i_2_n_0;
     wire fifo_mem_reg_i_3_n_0;
     wire fifo_mem_reg_i_4_n_0;
     wire full_OBUF;
wire full_OBUF_inst_i_2_n_0;
     wire [8:0]p_0_in;
wire [8:0]rd_ptr;
     wire rd_ptr0;
     wire \rd_ptr[0]_i_2_n_0;
     wire \rd_ptr[1]_i_1_n_0;
     wire \rd_ptr[2]_i_1_n_0 ;
     wire \rd_ptr[5]_i_1_n_0;
      wire \rd_ptr[6]_i_1_n_0 ;
     wire \rd_ptr[6]_i_2_n_0 ;
      wire \rd_ptr[7]_i_1_n_0 ;
      wire \rd_ptr[8]_i_1_n_0;
     wire ren_b;
wire ren_b_IBUF;
      wire rst;
      wire rst_IBUF;
     wire wen_a;
wire wen_a_IBUF;
      wire [8:0]wr_ptr_reg__0;
      GND GND
```

## 5. Question 5

## 5.1. Snippet after instantiation of IP modules

```
wire [5:0]adder_out,multiplier_out;
        if(FULL_ADDER = "ON")
          c_addsub_0 adder_mod (
              else if(FULL_ADDER = "OFF")
             mult_gen_0 your_instance_name (
        .A(A_r), // input wire [2 : 0] A .B(B_r), // input wire [2 : 0] B
         .P(multiplier_out) // output wire [5 : 0] P
     /* always block for storing the inputs value to D-FF with rising edge of clock if rst is LOW ^*/
    always @(posedge clk or posedge rst) begin : INPUTS_REGISTERATION
          A_r <= 0;
           A_r <= 0;
B_r <= 0;
opcode_r <=0;
cin_r <= 0;
serial_in_r <= 0;
          red_op_A_r <= 0;
red_op_B_r <= 0;
bypass_A_r <= 0;
bypass_B_r <= 0;
            direction_r <= 0;</pre>
      end
else begin
        else begin

A_r <= A;

B_r <= B;

opcode_r <= opcode;

cin_r <= cin;

serial_in_r <= serial_in;

red_op_A_r <= red_op_A;

red_op_B_r <= red_op_B;

bypass_A_r <= bypass_B;

direction_r <= direction;
             direction_r <= direction;
        if(bypass_A_r && bypass_B_r)
            out_r <= First_priority;
        else if (bypass_A_r)
      else if (bypass_B_r)
           out_r <= B_r;
        else if(~invalid_case)begin
        case (opcode_r)
                 /* XOR operation */
if(red_op_A_r && red_op_B_r) out_r <= ^First_priority;
else if(red_op_A_r) out_r <= ^A_r;
                  else if(red_op_B_r)
                                              out_r <= ^B_r;
                  else out_r <= A_r ^ B_r;
```