

2. Question 2

2.1. Design code “Moore FSM gray counter”

```
1  module gray_counter_Moore_FSM (  
2      input  clk, /* clock signal input */  
3      input  arst, /* Active high asynchronous */  
4      output reg [1:0]y  
5  );  
6      parameter A = 2'b00;  
7      parameter B = 2'b01;  
8      parameter C = 2'b10;  
9      parameter D = 2'b11;  
10  
11  
12     reg [1:0]CS,NS; /* CS -> current state NS -> next state */  
13  
14     // state memory  
15     always @(posedge clk or posedge arst) begin  
16         if(arst)  
17             CS <= A;  
18         else  
19             CS <= NS;  
20     end  
21  
22     //next state logic  
23     always @(CS) begin  
24         case(CS)  
25             A: NS = B;  
26             B: NS = C;  
27             C: NS = D;  
28             D: NS = A;  
29         endcase  
30     end  
31  
32     // output logic depends only on Current state  
33     always @(CS) begin  
34         case(CS)  
35             A: y = 2'b00;  
36             B: y = 2'b01;  
37             C: y = 2'b11;  
38             D: y = 2'b10;  
39         endcase  
40     end  
41  
42     endmodule //gray_counter_Moore_FSM
```


2.2. Reference code “behavioral gray counter”

```
1 module gray_counter (clk,rst,gray_out);
2   input  clk,rst;
3   output reg[1:0]gray_out;
4
5   reg [1:0]binary_counter;
6
7   always @(posedge clk or posedge rst) begin
8     if(rst)begin
9       binary_counter = 0;
10      gray_out =0;
11    end
12    else begin
13      binary_counter  = binary_counter +1;
14      gray_out[0] = binary_counter[0]^binary_counter[1];
15      gray_out[1] = binary_counter[1];
16    end
17  end
18 endmodule
```

2.3. Testbench

```
1  module gray_counter_moore_FSM_tb();
2      /*-----Inputs-----*/
3      reg clk;
4      reg arst;
5      /*-----outputs-----*/
6      wire [1:0]y;
7      wire [1:0]y_REF;
8      /*---Instantiation of DUT and Ref---*/
9      gray_counter_Moore_FSM DUT (.*);
10     gray_counter REF (clk,arst,y_REF);
11     // Clock generation
12     initial begin
13         clk = 0;
14         forever #5 clk = ~clk; // 10 ns period
15     end
16     /*-----Stimulus process-----*/
17     initial begin
18         $display("start Simulation");
19         //test the reset signal
20         arst=1;
21         #30;
22         arst= 0;
23
24         // wait 100ns to check the functionality
25         #100;
26         $display("End Simulation");
27         $stop;
28     end
29     /*-----Monitor testing-----*/
30     initial begin
31         $monitor("Y_DUT = %b --- Y_REF = %b ",y,y_REF);
32     end
33
34 endmodule
35
```

2.4. QuestaSim Waveform



2.5. Transcript

```
# start Simulation
# Y_DUT = 00 --- Y_REF = 00
# Y_DUT = 01 --- Y_REF = 01
# Y_DUT = 11 --- Y_REF = 11
# Y_DUT = 10 --- Y_REF = 10
# Y_DUT = 00 --- Y_REF = 00
# Y_DUT = 01 --- Y_REF = 01
# Y_DUT = 11 --- Y_REF = 11
# Y_DUT = 10 --- Y_REF = 10
# Y_DUT = 00 --- Y_REF = 00
# Y_DUT = 01 --- Y_REF = 01
# Y_DUT = 11 --- Y_REF = 11
# End Simulation
```

2.6. Constrains File

```
1  ## This file is a general .xdc for the Basys3 rev B board
2  ## To use it in a project:
3  ## - uncomment the lines corresponding to used pins
4  ## - rename the used ports (in each line, after get_ports) according to the top level signal names in the project
5
6  ## Clock signal
7  set_property -dict { PACKAGE_PIN W5    IOSTANDARD LVCMOS33 } [get_ports clk]
8  create_clock -add -name clk -period 10.00 -waveform {0 5} [get_ports clk]
9
10 ## LEDs
11 set_property -dict { PACKAGE_PIN U16    IOSTANDARD LVCMOS33 } [get_ports {y[0]}]
12 set_property -dict { PACKAGE_PIN E19    IOSTANDARD LVCMOS33 } [get_ports {y[1]}]
13
14 ##Buttons
15 set_property -dict { PACKAGE_PIN U18    IOSTANDARD LVCMOS33 } [get_ports arst]
16
17 ## Configuration options, can be used for all designs
18 set_property CONFIG_VOLTAGE 3.3 [current_design]
19 set_property CFGBVS VCCO [current_design]
20
21 ## SPI configuration mode options for QSPI boot, can be used for all designs
22 set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]
23 set_property BITSTREAM.CONFIG.CONFIGRATE 33 [current_design]
24 set_property CONFIG_MODE SPIx4 [current_design]
```


2.7. Elaboration

2.7.1. Messages Tab

Search, Filter, Info (8), Status (11), Show All

- Vivado Commands (3 infos)
 - General Messages (3 infos)
 - [IP_Flow 19-234] Refreshing IP repositories
 - [IP_Flow 19-1704] No user IP repositories specified
 - [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
 - Elaborated Design (5 infos)
 - General Messages (5 infos)
 - [Synth 8-6157] synthesizing module 'gray_counter_Moore_FSM' [gray_counter_Moore_FSM.v:1]
 - [Synth 8-6155] done synthesizing module 'gray_counter_Moore_FSM' (1#1) [gray_counter_Moore_FSM.v:1]
 - [Project 1-570] Preparing netlist for logic optimization
 - [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
 - [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

2.7.2. Schematic



2.8. Synthesis


2.8.1. Messages Tab

☒ Warning (1)
 ☐ Info (30)
 ☐ Status (21)
 [Show All](#)

▼ Synthesis (1 warning)

! [Constraints 18-5210] No constraint will be written out.

2.8.2. Schematic



2.8.3. Report Timing summary

Design Timing Summary


Setup	Hold	Pulse Width
Worst Negative Slack (WNS): 8.617 ns	Worst Hold Slack (WHS): 0.139 ns	Worst Pulse Width Slack (WPWS): 4.500 ns
Total Negative Slack (TNS): 0.000 ns	Total Hold Slack (THS): 0.000 ns	Total Pulse Width Negative Slack (TPWS): 0.000 ns
Number of Failing Endpoints: 0	Number of Failing Endpoints: 0	Number of Failing Endpoints: 0
Total Number of Endpoints: 2	Total Number of Endpoints: 2	Total Number of Endpoints: 3

All user specified timing constraints are met.

2.8.4. Utilization Report Summary


Summary

Resource	Utilization	Available	Utilization %
LUT	2	20800	0.01
FF	2	41600	0.00
IO	4	106	3.77



2.9. Implementation

2.9.1. Device Schematic




2.9.2. Report Timing Summary

Design Timing Summary

Setup	Hold	Pulse Width
Worst Negative Slack (WNS): 8.019 ns	Worst Hold Slack (WHS): 0.367 ns	Worst Pulse Width Slack (WPWS): 4.500 ns
Total Negative Slack (TNS): 0.000 ns	Total Hold Slack (THS): 0.000 ns	Total Pulse Width Negative Slack (TPWS): 0.000 ns
Number of Failing Endpoints: 0	Number of Failing Endpoints: 0	Number of Failing Endpoints: 0
Total Number of Endpoints: 2	Total Number of Endpoints: 2	Total Number of Endpoints: 3

All user specified timing constraints are met.

2.10. Utilization Report Summary



2.11. Generate Bitstream

Implementation				
impl_1				
Design Initialization (init_design)				
Opt Design (opt_design)				
Power Opt Design (power_opt_design)				
Place Design (place_design)				
impl_1_place_report_io_0	Report information about all the IO sites on the device (report_io)		8/2/24 5:45 AM	72.1 KB
impl_1_place_report_utilization_0	Report on utilization of resources on the targeted device (report_utilization)		8/2/24 5:45 AM	8.5 KB
impl_1_place_report_control_sets_0	Report the unique control sets in design (report_control_sets)		8/2/24 5:45 AM	2.9 KB
impl_1_place_report_incremental_reuse_0	Report on achievable incremental reuse for the given design-checkpoint (report_incremental_reuse)			
impl_1_place_report_incremental_reuse_1	Report on achievable incremental reuse for the given design-checkpoint (report_incremental_reuse)			
impl_1_place_report_timing_summary_0	Report timing summary (report_timing_summary)			
Post-Place Power Opt Design (post_place_power_opt_design)				
Post-Place Phys Opt Design (phys_opt_design)				
Route Design (route_design)				
impl_1_route_report_drc_0	Report on error or violations against a set of design rule checks (report_drc)		8/2/24 5:45 AM	1.4 KB
impl_1_route_report_methodology_0	Report on error or violations against a set of methodology checks (report_methodology)		8/2/24 5:45 AM	2.1 KB
impl_1_route_report_power_0	Report power analysis details (report_power)		8/2/24 5:45 AM	7.6 KB
impl_1_route_report_route_status_0	Report on status of the routing. (report_route_status)		8/2/24 5:45 AM	0.6 KB
impl_1_route_report_timing_summary_0	Report timing summary (report_timing_summary)		8/2/24 5:45 AM	25.3 KB
impl_1_route_report_incremental_reuse_0	Report on achievable incremental reuse for the given design-checkpoint (report_incremental_reuse)			
impl_1_route_report_clock_utilization_0	Report information about clock nets in design (report_clock_utilization)		8/2/24 5:45 AM	10.5 KB
impl_1_route_report_bus_skew_0	Report on calculated bus skew among the signals constrained by set_bus_skew (report_bus_skew)		8/2/24 5:45 AM	1.0 KB
impl_1_route_implementation_log_0	Vivado Implementation Log		8/2/24 5:50 AM	28.8 KB
Post-Route Phys Opt Design (post_route_phys_opt_design)				
Write Bitstream (write_bitstream)				
impl_1_bitstream_report_webtalk_0	Webtalk Report		8/2/24 5:50 AM	20.4 KB
impl_1_bitstream_implementation_log_0	Vivado Implementation Log		8/2/24 5:50 AM	28.8 KB

2.12. Netlist generation

project_gray_counter_moore_fsm.edn	8/2/2024 6:57 AM	Extensible Data N...	7 KB
project_gray_counter_moore_fsm.v	8/2/2024 6:57 AM	V File	3 KB

2.12.1. Snippet from netlist file

```

1 // Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
2 //
3 // Tool Version: Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 PDT 2018
4 // Date : Fri Aug 2 06:57:19 2024
5 // Host : Youssif running 64-bit major release (build 9290)
6 // Command : write_verilog -D:/CDFS/Diplomas/Digital
7 // : Diploma/Coding/Assignments/Assignment_5/PPGA/project_gray_counter_moore_fsm/project_gray_counter_moore_fsm.v
8 // Design : gray_counter_moore_fsm
9 // Purpose : This is a Verilog netlist of the current design or from a specific cell of the design. The output is an
10 // : IEEE 1361-2001 compliant Verilog HDL file that contains netlist information obtained from the input
11 // : design files.
12 // Device : xc7a95t1cpg236-1L
13 //
14 timescale 1 ps / 1 ps
15
16 (* A = "2'b000" *) (* B = "2'b01" *) (* C = "2'b10" *)
17 (* D = "2'b11" *)
18 (* STRUCTURAL_NETLIST = "yes" *)
19
20 module gray_counter_moore_fsm
21 (
22     clk,
23     rst,
24     input clk;
25     input rst;
26     output [1:0]y;
27
28     wire \vconst1;
29     (* RTI_KEEP = "yes" *) wire [0:0]CS;
30     wire [0:0]NS;
31     wire rst;
32     wire rst_IBUF;
33     wire clk;
34     wire clk_IBUF;
35     wire clk_IBUF_BUF;
36     wire [1:0]y;
37     (* RTI_KEEP = "yes" *) wire [1:0]y_OBUF;
38
39     LUT1 #1
40     .TRIT(?h1)
41     \FSM_sequential_CS[0]_1_1
42     (.I0(CS),
43      .O(NS));
44     (* FSM_ENCODED_STATES = "A:00,B:01,C:10,D:11" *)
45     (* KEEP = "yes" *)
46     FDCF #1
47     .TRIT(?h0)
48     \FSM_sequential_CS_reg[0]
49     (.C(clk_IBUF_BUF),
50      .CE(\vconst1_1),
51      .CLK(rst_IBUF),
52      .D(NS),
53      .Q(CS));
54     (* FSM_ENCODED_STATES = "A:00,B:01,C:10,D:11" *)
55     (* KEEP = "yes" *)

```