5. Question 5

5.1. Snippet after instantiation of IP modules

```
wire [5:0]adder_out,multiplier_out;
        if(FULL_ADDER = "ON")
          c_addsub_0 adder_mod (
              else if(FULL_ADDER = "OFF")
             mult_gen_0 your_instance_name (
        .A(A_r), // input wire [2 : 0] A .B(B_r), // input wire [2 : 0] B
         .P(multiplier_out) // output wire [5 : 0] P
     /* always block for storing the inputs value to D-FF with rising edge of clock if rst is LOW ^*/
    always @(posedge clk or posedge rst) begin : INPUTS_REGISTERATION
          A_r <= 0;
           A_r <= 0;
B_r <= 0;
opcode_r <=0;
cin_r <= 0;
serial_in_r <= 0;
          red_op_A_r <= 0;
red_op_B_r <= 0;
bypass_A_r <= 0;
bypass_B_r <= 0;
            direction_r <= 0;</pre>
      end
else begin
        else begin

A_r <= A;

B_r <= B;

opcode_r <= opcode;

cin_r <= cin;

serial_in_r <= serial_in;

red_op_A_r <= red_op_A;

red_op_B_r <= red_op_B;

bypass_A_r <= bypass_B;

direction_r <= direction;
             direction_r <= direction;
        if(bypass_A_r && bypass_B_r)
            out_r <= First_priority;
        else if (bypass_A_r)
      else if (bypass_B_r)
           out_r <= B_r;
        else if(~invalid_case)begin
        case (opcode_r)
                 /* XOR operation */
if(red_op_A_r && red_op_B_r) out_r <= ^First_priority;
else if(red_op_A_r) out_r <= ^A_r;
                  else if(red_op_B_r)
                                              out_r <= ^B_r;
                  else out_r <= A_r ^ B_r;
```

5.2. 7-Segment Code

```
reg [3:0] nibble1, nibble0; // divid the out_r[5:0] into two internal signal
reg [1:0] digit_select; // first segment or second or ...
reg [18:0] refresh_counter; // 19-bit counter for refreshing the display
       always @(posedge clk or posedge rst) begin
                refresh counter <= 0;
                digit_select <= 0;</pre>
                refresh_counter <= refresh_counter + 1;</pre>
                digit_select <= refresh_counter[18:17]; // Digit select based on the refresh counter</pre>
       always @(*) begin : Seven_Segment
          nibble0 =out_r[3:0];
           nibble1 ={2'b00,out_r[5:4]};
           if(invalid_case)begin
               case(digit_select)
                    2'b00:
                         anode = 4'b1110;
                          cathode = 7'b1001100; // "4"
                     2'b01:
                         anode = 4'b1101;
                          cathode = 7'b0000001; // "0"
                          anode = 4'b1011;
                          // activate LED3 and Deactivate LED2, LED1, LED4
cathode = 7'b1001100; // "4"
                          anode = 4'b0111;
                          // activate LED4 and Deactivate LED2, LED3, LED1
cathode = 7'b0110000; // "E"
```

```
end else begin
        case(digit_select)
               anode = 4'b1110;
                // activate LED1 and Deactivate LED2, LED3, LED4
                case(nibble0)
                  4'b0000: cathode = 7'b0000001; // "0"
                    4'b0001: cathode = 7'b1001111; // "1"
                   4'b0010: cathode = 7'b0010010; // "2"
                   4'b0011: cathode = 7'b0000110; // "3"
                   4'b0100: cathode = 7'b1001100; // "4"
                   4'b0101: cathode = 7'b0100100; // "5"
                    4'b0110: cathode = 7'b0100000; // "6"
                   4'b0111: cathode = 7'b0001111; // "7"
                   4'b1000: cathode = 7'b0000000; // "8"
                   4'b1001: cathode = 7'b0000100; // "9"
                   4'b1010: cathode = 7'b0001000; // "A"
                    4'b1011: cathode = 7'b0000000; // "B"
                   4'b1100: cathode = 7'b0110001; // "C"
                    4'b1101: cathode = 7'b1000010; // "d"
                   4'b1110: cathode = 7'b0110000; // "E"
                    4'b1111: cathode = 7'b0111000; // "F"
                    default: cathode = 7'b1111110; // "-"
                endcase
           2'b01:
                anode = 4'b1101;
                case(nibble1)
                  4'b0000: cathode = 7'b0000001; // "0"
                    4'b0001: cathode = 7'b1001111; // "1"
                   4'b0010: cathode = 7'b0010010; // "2"
                   4'b0011: cathode = 7'b0000110; // "3"
                    4'b0100: cathode = 7'b1001100; // "4"
                   4'b0101: cathode = 7'b0100100; // "5"
                   4'b0110: cathode = 7'b0100000; // "6"
                   4'b0111: cathode = 7'b0001111; // "7"
                   4'b1000: cathode = 7'b0000000; // "8"
                    4'b1001: cathode = 7'b0000100; // "9"
                   4'b1010: cathode = 7'b0001000; // "A"
                   4'b1011: cathode = 7'b00000000; // "B"
                   4'b1100: cathode = 7'b0110001; // "C"
                    4'b1101: cathode = 7'b1000010; // "d"
                    4'b1110: cathode = 7'b0110000; // "E"
                    4'b1111: cathode = 7'b0111000; // "F"
                    default: cathode = 7'b1111110; // "-"
                anode = 4'b1011;
               anode = 4'b0111;
endmodule
```

5.3. Constrains File


```
create clock -add -name clk -period 10.00 -waveform {0 5} [get ports clk]
set_property -dict { PACKAGE_PIN U1
              IOSTANDARD LVCMOS33 } [get_ports {bypass_B}]
29 ## leds
set_property -dict { PACKAGE_PIN N3
              IOSTANDARD LVCMOS33 } [get_ports {leds[13]}]
set_property CONFIG_VOLTAGE 3.3 [current_design]
70 set_property CFGBVS VCCO [current_design]
 ## SPI configuration mode options for QSPI boot, can be used for all designs
 set property BITSTREAM.GENERAL.COMPRESS TRUE [current design]
 set_property BITSTREAM.CONFIG.CONFIGRATE 33 [current_design]
75 set_property CONFIG_MODE SPIx4 [current_design]
```

5.4. Elaboration

5.4.1. Messages Tab



5.4.2. Schematic




5.5. Synthesis

5.5.1. Messages Tab



5.5.2. Schematic



5.5.3. Report Timing Summary


Design Timing Summary									
Setup		Hold		Pulse Width					
Worst Negative Slack (WNS):	2.507 ns	Worst Hold Slack (WHS):	0.131 ns	Worst Pulse Width Slack (WPWS):	4.500 ns				
Total Negative Slack (TNS):	0.000 ns	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS):	0.000 ns				
Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0				
Total Number of Endpoints:	70	Total Number of Endpoints:	70	Total Number of Endpoints:	80				

5.6. Implementation

5.6.1. Messages Tab



5.6.2. Device



5.6.3. Report Timing Summary




5.7. Snippet from the Netlist file


```
: vivado v.2018.2 (win64) Build 2258646 inu Jun 14 20:03:12 MDI 2018
: Sat Aug 3 23:35:35 2024
: Youssif running 64-bit major release (build 9200)
: write_verilog {D:/CUFE/Diplomas/Digital
Diploma/Coding/Assignments/Assignment_5/FPGA/project_ALSU_IP_Catalog/project_ALSU_IP_Catalog.v}
module ALSU
         red_op_A,
          bypass_B,
         leds,
         anode,
     input clk;
input rst;
     input [2:0]A;
input [2:0]B;
input cin;
     input serial_in;
     input red_op_A;
input red_op_B;
     input bypass_B;
    output [15:0]leds;
output [3:0]anode;
output [6:0]cathode;
     wire \<const0>
    wire [2:0]A_IBUF;
wire [2:0]A_r;
    wire [2:0]B;
wire [2:0]B_IBUF;
wire [2:0]B_r;
    wire [3:0]adder_out;
wire [3:0]anode;
wire [3:0]anode_OBUF;
     wire \blink_counter[0]_i_1_n_0;
    wire \blink_counter[10]_i_1_n_0;
wire \blink_counter[11]_i_1_n_0;
wire \blink_counter[12]_i_1_n_0;
    wire \blink_counter[13]_i_1_n_0;
wire \blink_counter[14]_i_1_n_0;
wire \blink_counter[15]_i_1_n_0;
    wire \blink_counter[17]_i_1_n_0;
wire \blink_counter[18]_i_1_n_0;
wire \blink_counter[19]_i_1_n_0;
     wire \blink_counter[1]_i_1_n_0;
wire \blink_counter[20]_i_1_n_0;
     wire \blink_counter[22]_i_1_n_0 ;
wire \blink_counter[23]_i_1_n_0 ;
      wire \blink_counter[24]_i_1_n_0;
```

5.8. Utilization Report summary

5.8.1. Hierarchy



5.8.2. Summary



5.9. Bitstream generation

✓ Write Bitstream (write_bitstream)							
impl_1_bitstream_report_webtalk_0	Webtalk Report		8/3/24 10:33 PM	25.6 KB			
impl_1_bitstream_implementation_log_0	Vivado Implementation Log		8/3/24 10:34 PM	29.4 KB			