SPI Interface Project "SPI Slave with Single Port Ram"

Verilog implementation and FPGA flow

BY: Youssif Ahmed Sayed

Table of Contents

| 1. Project Overview | 4 |
|--|----|
| 1.1. Introduction | 4 |
| 1.2. SPI Interface Diagram | 4 |
| 1.3. Project Specifications | 4 |
| 1.3.1. SPI Slave Interface | 4 |
| 1.3.2. Single Port Ram | 5 |
| 1.3.3. SPI Wrapper | 6 |
| 1.4. Design Flow | 7 |
| 1.5. Summary | 7 |
| 3. RTL Design | |
| 3.1. Single Port Ram module | 8 |
| 3.2. SPI Slave Interface "Sequential Encoding" | 9 |
| 3.3. SPI Wrapper module | 11 |
| 4. SPI Wrapper Testbench as Master | 12 |
| 5. Do file to run testbench | 14 |
| 6. Snippets from the waveforms | 15 |
| 7. Constrains File after adding a debug core "sequential encoding" | 16 |
| 8. Elaboration Schematic | 17 |
| 9. Synthesis Snippets for each encoding | 18 |
| 9.1. Gray Encoding | 18 |
| 9.1.1. Synthesis Schematic | 18 |
| 9.1.2. Timing Report summary | 19 |
| 9.1.3. The critical path highlighted in the schematic | 19 |
| 9.2. One_hot Encoding | 20 |
| 9.2.1. Synthesis Schematic | 20 |
| 9.2.2. Timing Report summary | 21 |
| 9.2.3. The critical path highlighted in the schematic | 21 |
| 9.3. Sequential Encoding | 22 |
| 9.3.1. Synthesis Schematic | 22 |
| 9.3.2. Timing Report summary | 23 |
| 9.3.3. The critical path highlighted in the schematic | 23 |
| 10. Implementation snippets for each encoding | 24 |
| 10.1. Gray Encoding | 24 |
| 10.1.1. Utilization report | 24 |


| 10.1.2 | .2. Timing report snippet | 24 |
|----------|-----------------------------|----|
| | | |
| 10.1.3 | .3. FPGA device snippet | 24 |
| 10.2. | One_hot Encoding | 25 |
| 10.2. | 2.1. Utilization report | 25 |
| 10.2.2 | 2.2. Timing Report summary | 25 |
| 10.2.3 | 2.3. FPGA device snippet | 25 |
| 10.3. | Sequential Encoding | 26 |
| 10.3. | 3.1. Utilization report | 26 |
| 10.3.2 | 3.2. Timing Report summary | 26 |
| 10.3.3 | 3.3. FPGA device snippet | 26 |
| 11. Snip | ippet of the "Messages" tab | 27 |
| 11.1. | Gray Encoding | 27 |
| 11.2. | One_hot Encoding | 27 |
| 11.3. | Sequential Encoding | 27 |

1. Project Overview

1.1. Introduction

This project involves the design and implementation of a digital communication system using the Serial Peripheral Interface (SPI) protocol. The system consists of an SPI Slave module, a Single Port RAM, and an SPI Wrapper module that integrates these components. The implementation was carried out on an FPGA platform using Xilinx Vivado, demonstrating the design's functionality and performance.


1.2. SPI Interface Diagram



- Master: The master device initiates the communication and controls the data transfer. It generates the clock signal (SCK) and selects the slave device by activating the chip select line (CE0/CS0). The master sends data to the slave through the MOSI (Master Out Slave In) line and receives data from the slave through the MISO (Master in Slave Out) line.
- **Slave:** The slave device responds to the master's commands. It receives data from the master via the **MOSI** line and sends data back to the master through the **MISO** line. The slave device is selected for communication when the **CE0/CS0** line is active (usually low).

1.3. Project Specifications


1.3.1. SPI Slave Interface



It handles the SPI protocol, converting serial data to parallel for storage in the RAM and vice versa. This block interfaces with the master device.

| Name | Туре | Size | Description |
|----------|--------|---------|--|
| MOSI | | 1 bit | Master output slave input signal |
| SS_n | | 1 bit | Active low Slave select signal |
| clk | | 1 bit | Clock Signal |
| arst_n | | 1 bit | Active low asynchronous reset signal |
| tx_data | Input | 8 bits | Transmitted data required from the RAM to the Master |
| tx_valid | | 1 bit | HIGH only when the data is ready to be received from RAM |
| rx_data | | 10 bits | Received data from the Master converted from serial into parallel to the RAM |
| rx_valid | Output | 1 bit | HIGH only when the data is ready to be sent to RAM |
| MISO | | 1 bit | Master input slave output signal |

1.3.2. Single Port Ram



It acts as the storage medium where the SPI Slave stores the received data and retrieves it upon request.

- Memory Depth: 256 words.
- Address Size: 8 bits.
- Data Width: 8-bit data stored and retrieved.
- Control Signals: rx_valid for writing data, tx_valid for reading data.


| Parameters | | | |
|------------|--------------|--|--|
| MEM_DEPTH | Default: 256 | | |
| ADDR_SIZE | Default: 8 | | |

| Name | Type | Size | Description |
|----------|--------|--|--|
| clk | | 1 bit | Clock Signal |
| arst_n | | 1 bit Active low asynchronous reset signal | |
| din | | 10 bits | Data Input |
| rx_valid | Input | 1 bit | HIGH only accept din[7:0] to save the write/read address internally or write a memory word depending on the most significant 2 bits din[9:8] |
| dout | | 8 bits | Data Output |
| tx_valid | Output | 1 bit | Whenever the command is memory read the tx_valid should be HIGH |

• Din[9:8] selects the mode for Read/Write on the single port asynchronous RAM

| din[9:8] | din[9:8] Command Description | | | |
|----------|------------------------------|--|--|--|
| 00 | | Hold din[7:0] internally as write address | | |
| 01 | Write | Write din[7:0] in the memory with write address held previously | | |
| 10 | | Hold din[7:0] internally as read address | | |
| 11 | Ittuu | Read the memory with read address held previously, tx_valid should be HIGH, dout holds the word read from the memory, ignore din[7:0]. | | |

1.3.3. SPI Wrapper



It serves as the top-level module, managing the data flow between the SPI Slave and the RAM. It connects the SPI Slave's outputs (like rx_data and rx_valid) to the RAM's inputs (din, rx_valid), and the RAM's outputs (dout, tx_valid) to the SPI Slave's inputs (tx_data, tx_valid). It integrates the SPI Slave and RAM, with external connections for MOSI, MISO, SS_n, clk, and arst_n.

1.4. Design Flow

- 1. **Design Entry**: Verilog HDL was used to code the SPI Slave, Single Port RAM, and SPI Wrapper modules.
- 2. **Synthesis**: The design was synthesized in Xilinx Vivado, generating the netlist for FPGA implementation.
- 3. **Implementation**: Placement and routing were performed in Vivado, with timing constraints applied and verified.
- 4. **Simulation**: Functional simulations were carried out using testbenches, focusing on verifying SPI operations and memory interactions.
- 5. **Testing**: The system was tested on FPGA, validating the data integrity and timing requirements.

1.5. Summary

This project demonstrates the successful implementation of an SPI communication system on an FPGA. The SPI Slave module effectively interfaces with the master device, while the Single Port RAM stores and retrieves data as required. The SPI Wrapper integrates these components, ensuring smooth data transfer. The project was fully synthesized, implemented, and tested using Xilinx Vivado, with results meeting the design specifications.

3. RTL Design

3.1. Single Port Ram module

```
module single_port_Ram #(
       parameter MEM_DEPTH = 256,
       parameter ADD_SIZE = 8
     input [9:0]din, /* Data input, din[9] detemines write or read, 0 => Write, 1 => read
                                           dout holds the word read from the memory, ignore din[7:0] */
                     /* clock signal input
/* active low asynchronous reset */
     input arst_n,
     output reg [7:0]dout, /* data out of Ram */
output reg tx valid /* Wheneve the command is memory read, the tx_valid should be HIGH */
     reg [ADD_SIZE-1:0]addr_internal;
     (* ram_style = "block" *)reg [7:0]mem[MEM_DEPTH-1:0];
     always @(posedge clk) begin
     if(~arst_n)begin
        dout <= 0;
         tx_valid <= 0;</pre>
       end else if(rx_valid) begin
        case (din[9:8])
              addr_internal <= din[7:0];</pre>
              mem[addr_internal] <= din[7:0];</pre>
              addr_internal <= din[7:0];
              dout <= mem[addr_internal];</pre>
              tx_valid <= 1;</pre>
            default: begin
              dout <= 0;
             tx_valid <= 0;</pre>
         endcase
        tx_valid <= 0;</pre>
   endmodule
```

3.2. SPI Slave Interface "Sequential Encoding"

Sequential encoding has the highest setup slack time after implementation.

```
/* the serial date sent from the master */
/* start and end communication from master side */
         input MOSI.
         input tx_valid, /* the signal dedicate that tx_data is ready to covert from parallel to serial by slave*/
input clk, /* clock signal input */
input arst_n, /* active low synchronous reset */
                   reg MISO, /* the serial data sent to the master */
high is read from the memor
         output reg MISO,
          output reg rx_valid
                                  = 3'b000;
         localparam IDLE
          localparam WRITE
                                   = 3'b010;
         localparam READ_ADD = 3'b011;
         localparam READ_DATA = 3'b100;
         (* fsm_encoding = "sequential" *)
*----internal signals-----
         reg [2:0]CS,NS;
         reg [3:0]rx_counter;
         reg [3:0]tx_counter; /* to access the tx_data bus (8-bit) during converting from serial to parallel */
reg rd_addr_hold; /* Hold read address */
        always @(posedge clk ) begin
         if(~arst_n)begin
             CS <= IDLE;
         end else
              CS <= NS;
       always @(*) begin
         case (CS)
              IDLE :begin
                 if(SS n)
                        NS = CHX\_CMD;
                   if(~SS_n) begin
                        if(~MOSI)
                           NS = WRITE;
                             if(rd_addr_hold)
                                NS = READ_DATA;
                             /* if the read addr isn't held, the next is read address */
                             else
                                 NS = READ_ADD;
                    /* the master ends the communication to the slave */
                   else
                        NS = IDLE:
                   if(~SS_n) begin
                        NS = WRITE:
```

```
READ_ADD : begin
              NS = READ_ADD;
             NS = IDLE;
      READ_DATA : begin
          if(~SS_n)
             NS = READ_DATA;
     default: NS = IDLE;
 endcase
always @(posedge clk ) begin
 if(~arst_n)begin
      rx_data
                       <= 0;
                       <= 0;
      rd_addr_hold <= 0;
 case (CS)
      CHX_CMD:begin
          rx_data <= 0;
          rx_counter <= 0;
         if(rx_counter<10)begin
             rx_data[9-rx_counter] <= MOSI ;</pre>
              rx_counter <= rx_counter + 1;</pre>
      READ_ADD:begin
              rx_data[9-rx_counter] <= MOSI ;</pre>
          end else begin
              rd_addr_hold <=1;
      READ_DATA:begin
              rx_counter <= rx_counter + 1;</pre>
                  if(tx_counter<10)begin
                      rx_counter <= 0;
tx_counter <= 0;</pre>
                      rd_addr_hold <= 0;
```

3.3. SPI Wrapper module

```
module SPI_Wrapper #(
                                 parameter MEM_DEPTH = 256,
                                  parameter ADD_SIZE = 8
                                 input SS_n,
                                 input arst_n,
                wire [7:0]tx_data;  /* connect output of ram "dout" with input of Slave "tx_data" */
wire tx_valid;  /* connect output of ram "tx_valid" with input of Slave "tx_valid" */
                 wire [9:0]rx_data;
                 SPI_Slave SPI_slave (
                                                                 .MOSI(MOSI),
                                                                    .SS_n(SS_n), /* start and end communication from master side */
.tx_data(tx_data), /* the data to write in the memory */
                                                                    .tx\_valid(tx\_valid) \text{, } / \text{* the signal dedicate that } tx\_data \text{ is ready to covert from parallel to serial by } slave \text{*/} / \text{* } tracks \text{*/} / \text
                                                                 .clk(clk), /* clock signal input */
.arst_n(arst_n), /* active low synchronous reset */
.MISO(MISO), /* the serial data sent to the master */
                                                                  .rx_data(rx_data), /* the data which is read from the memory */
.rx_valid(rx_valid) /* the signal dedicates that rx_data coverted to parallel by slave and ready for memory */
                single_port_Ram #(
                                                                    .MEM_DEPTH(MEM_DEPTH),
                                                                     .ADD_SIZE(ADD_SIZE))
                                                                    RAM (
                                                                  .tx_valid(tx_valid) /* dedicated that data output is valid */
```

4. SPI Wrapper Testbench as Master

```
parameter MEM DEPTH = 256;
reg [9:0]data_addr_input; /* Data address input */
reg [7:0]Data_output; /* Data output bus after converting it parallel */
*------DUT INSTATIATIONS------*/
SPI_Wrapper #(
.MEM_DEPTH(MEM_DEPTH),
      .MOSI(MOSI),
      .SS_n(SS_n),
.clk(clk),
       .MISO(MISO)
  clk = 0;
       forever begin
 initial begin
       $display("----Start Simulation----\n");
     /*==== Inputs Intialization ====*/
MOSI = 0;
SS_n = 0;
arst_n = 1;
       data_addr_input = 0;
       /*===check the reset signal====*/
$display("Check the reset signal");
arst_n = 0; // Activiate reset
       repeat(3) @(negedge clk);
self_checking(MISO,0);
arst_n = 1; // Diactiviate reset
       /*====check if the master doesn't communicate with slave====*/ display("The master didn't begin communications with Slave");
       SS_n = 1;  // End
repeat(2) @(negedge clk);
       MOSI = 1;
@(negedge clk);
       self_checking(MISO,0);
       SS_n = 0;  // Start Communication with Slave
@(negedge clk);
MOSI = 0;  // to inform the slave
       @(negedge clk);
       /* send the write address to slave */
$display("The master sends a write address");
       data_addr_input = 10'b00_1010_1001; // data_addr_input[9:8] must be 00
/* For loop to convert the data_addr_input bus to serial data per clk */
       for( i=0; i<10; i=i+1 )begin

MOSI = data_addr_input[9-i];
         @(negedge clk);
       MOSI = 1; // clear MOSI
@(negedge clk); // Hold SS_n low for one more clock cycle
SS_n = 1; // End Communication with Slave
       repeat(3) @(negedge clk);
        /* send the data to slave to write in address held previously */ \frac{1}{3}
       SS_n = 0; // Start Communication with Slave @(negedge clk);
MOSI = 0; // to dedict write operation
       data_addr_input = 10'b01_1111_0001; // data_addr_input[9:8] must be 01
/* For loop to convert the data_addr_input bus to serial data per clk */
       for( i=0 ; i<10 ; i=i+1 )begin
MOSI = data_addr_input[9-i];
@(negedge clk);</pre>
```

```
@(negedge clk);
SS_n = 1;
        $display("\nCheck address '169' in the memory. It should have data '1111_0001'= 'F1' ");
       self_checking_8bit(DUT.RAM.mem[169],8'hF1);
       MOSI = 1;
      @(negauge Clk);
/* send the write address to slave */
$display("The master sends a read address");
data_addr_input = 10'bl0_1010_1001; // data_addr_input[9:8] must be 10
/* For loop to convert the data_addr_input bus to serial data per clk */
for( i=0 ; i<10 ; i=i+1 )begin</pre>
       /* send the data bits code to slave to read from address held previously */ \frac{1}{3} send the master sends a data code bits to read from the address sent previously");
       MOSI = 1;
       \label{data_addr_input} {\tt data_addr_input} = 10"bl1\_1ll1\_9001; \ //\ {\tt data_addr_input} [9:8] \ {\tt must} \ {\tt be} \ 11 \ {\tt and} \ {\tt other} \ {\tt bits} \ {\tt are} \ {\tt dummy} \ /* \ {\tt For loop} \ {\tt to} \ {\tt convert} \ {\tt the} \ {\tt data\_addr_input} \ {\tt bus} \ {\tt to} \ {\tt serial} \ {\tt data} \ {\tt per} \ {\tt clk} \ */
       for( i=0 ; i<10 ; i=i+1 )begin
MOSI = data_addr_input[9-i];</pre>
       display("\nCheck address '169' in the memory. and the MISO bits transmitted");
       for(i=0; i<8; i=i+1) begin
  @(negedge clk);
  Data_output[i] = MISO;</pre>
       repeat(3) @(negedge clk);
self_checking_8bit(Data_output,DUT.RAM.mem[169]);
       $stop;
task self_checking;
             $display("Error!!!\n---Output is incorrect---");
$display("SPI_out = %b, SPI_Expected = %b\n", DUT_out,expected_tb);
task self_checking_8bit;
  input [7:0]DUT_out;
  input [7:0]expected_tb;
                    $display("\n---Output is correct---");
$display("SPI_out = %x, SPI_Expected = %x", DUT_out,expected_tb);
              else begin
  $display("\nError!!!\n---Output is incorrect---");
  $display("SPI_out = %x, SPI_Expected = %x", DUT_out,expected_tb);
```


5. Do file to run testbench

```
vlib work
    #Compile files with names
    vlog Single_Port_Ram.v SPI_Slave.v SPI_Wrapper.v SPI_Master_tb.v
    #simulate The TB file with module Name
    vsim -voptargs=+acc work.SPI_Master_tb
    #add the variables and internal signals with specific order to notice them easily
    add wave -position insertpoint \
   sim:/SPI_Master_tb/MEM_DEPTH \
   sim:/SPI_Master_tb/ADD_SIZE \
   sim:/SPI_Master_tb/clk \
    sim:/SPI_Master_tb/arst_n \
17 sim:/SPI_Master_tb/SS_n \
18 sim:/SPI_Master_tb/i \
19 sim:/SPI_Master_tb/data_addr_input \
20 sim:/SPI_Master_tb/DUT/SPI_slave/CS \
   sim:/SPI_Master_tb/MOSI \
22 sim:/SPI_Master_tb/DUT/SPI_slave/rx_data \
   sim:/SPI_Master_tb/DUT/SPI_slave/rx_valid \
24 sim:/SPI_Master_tb/DUT/RAM/addr_internal \
    sim:/SPI_Master_tb/DUT/SPI_slave/tx_data \
    sim:/SPI_Master_tb/DUT/SPI_slave/tx_valid \
27 sim:/SPI_Master_tb/MISO \
   sim:/SPI_Master_tb/Data_output \
    sim:/SPI_Master_tb/DUT/RAM/mem \
```

6. Snippets from the waveforms




Showing the value stored in address "169"





7. Constrains File after adding a debug core "sequential encoding"

```
## Clock signal
    set_property -dict {PACKAGE_PIN W5 IOSTANDARD LVCMOS33} [get_ports clk]
   create_clock -period 10.000 -name clk -waveform {0.000 5.000} -add [get_ports clk]
10 ## Switches
11 set_property -dict {PACKAGE_PIN V17 IOSTANDARD LVCMOS33} [get_ports arst_n]
12 set_property -dict {PACKAGE_PIN V16 IOSTANDARD LVCMOS33} [get_ports SS_n]
    set_property -dict {PACKAGE_PIN W16 IOSTANDARD LVCMOS33} [get_ports MOSI]
16 ## LEDs
17 set_property -dict {PACKAGE_PIN U16 IOSTANDARD LVCMOS33} [get_ports MIS0]
18 #set_property -dict { PACKAGE_PIN E19 | IOSTANDARD LVCMOS33 } [get_ports {led[1]}]
19 #set_property -dict { PACKAGE_PIN U19 | IOSTANDARD LVCMOS33 } [get_ports {led[2]}]
20 #set_property -dict { PACKAGE_PIN V19 | IOSTANDARD LVCMOS33 } [get_ports {led[3]}]
27 set_property CONFIG_VOLTAGE 3.3 [current_design]
28 set_property CFGBVS VCCO [current_design]
    set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]
32 set_property BITSTREAM.CONFIG.CONFIGRATE 33 [current_design]
   set_property CONFIG_MODE SPIx4 [current_design]
35 set_property MARK_DEBUG true [get_nets arst_n_IBUF]
36 set_property MARK_DEBUG true [get_nets clk_IBUF]
37 set_property MARK_DEBUG true [get_nets MISO_OBUF]
38 set_property MARK_DEBUG true [get_nets MOSI_IBUF]
39 set_property MARK_DEBUG true [get_nets SS_n_IBUF]
40 create_debug_core u_ila_0 ila
41 set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
42 set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
43 set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
44 set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
45 set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
46 set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
47 set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
48 set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
    set_property port_width 1 [get_debug_ports u_ila_0/clk]
50 connect_debug_port u_ila_0/clk [get_nets [list clk_IBUF_BUFG]]
    set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
52 set_property port_width 1 [get_debug_ports u_ila_0/probe0]
   connect_debug_port u_ila_0/probe0 [get_nets [list arst_n_IBUF]]
54 create_debug_port u_ila_0 probe
55 set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
56 set_property port_width 1 [get_debug_ports u_ila_0/probe1]
57 connect_debug_port u_ila_0/probe1 [get_nets [list clk_IBUF]]
58 create_debug_port u_ila_0 probe
59 set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
   set_property port_width 1 [get_debug_ports u_ila_0/probe2]
61 connect_debug_port u_ila_0/probe2 [get_nets [list MISO_OBUF]]
62 create debug port u ila 0 probe
63 set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
64 set_property port_width 1 [get_debug_ports u_ila_0/probe3]
65 connect_debug_port u_ila_0/probe3 [get_nets [list MOSI_IBUF]]
66 create_debug_port u_ila_0 probe
    \verb|set_property| PROBE_TYPE| DATA\_AND\_TRIGGER| [get\_debug\_ports| u\_ila\_0/probe4]|
68 set_property port_width 1 [get_debug_ports u_ila_0/probe4]
   connect_debug_port u_ila_0/probe4 [get_nets [list SS_n_IBUF]]
70 set_property C_CLK_INPUT_FREQ_HZ 3000000000 [get_debug_cores dbg_hub]
    set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
72 set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
73 connect_debug_port dbg_hub/clk [get_nets clk_IBUF_BUFG]
```

8. Elaboration Schematic








9. Synthesis Snippets for each encoding


9.1. Gray Encoding


| State | New Encoding | Previous Encoding |
|-----------|--------------|-------------------|
| | | |
| IDLE | 000 | 000 |
| CHX_CMD | 001 | 001 |
| WRITE | 011 | 010 |
| READ_DATA | 010 | 100 |
| READ_ADD | 111 | 011 |
| | | |

INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'gray' in module 'SPI_Slave'

9.1.1. Synthesis Schematic








9.1.2. Timing Report summary



9.1.3. The critical path highlighted in the schematic





9.2. One_hot Encoding


| State | New Encoding | Previous Encoding |
|-----------|--------------|-------------------|
| IDLE | 00001 | |
| CHX_CMD | 00010 | I 001 |
| WRITE | 00100 | 010 |
| READ_DATA | 01000 | 100 |
| READ_ADD | 10000 | 011 |

INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'one-hot' in module 'SPI_Slave'

9.2.1. Synthesis Schematic








9.2.2. Timing Report summary

| Design Timing Summary | | |
|-----------------------|--|--|
| | | |
| | | |

| Setup | | Hold | | Pulse Width | |
|------------------------------|----------|------------------------------|----------|--|----------|
| Worst Negative Slack (WNS): | 5.419 ns | Worst Hold Slack (WHS): | 0.146 ns | Worst Pulse Width Slack (WPWS): | 4.500 ns |
| Total Negative Slack (TNS): | 0.000 ns | Total Hold Slack (THS): | 0.000 ns | Total Pulse Width Negative Slack (TPWS): | 0.000 ns |
| Number of Failing Endpoints: | 0 | Number of Failing Endpoints: | 0 | Number of Failing Endpoints: | 0 |
| Total Number of Endpoints: | 79 | Total Number of Endpoints: | 79 | Total Number of Endpoints: | 38 |

9.2.3. The critical path highlighted in the schematic




9.3. Sequential Encoding

| | | | | |
|-----------|---|--------------|---|-------------------|
| State | I | New Encoding | I | Previous Encoding |
| IDLE | ı | 000 | 1 | 000 |
| CHX_CMD | I | 001 | 1 | 001 |
| WRITE | I | 010 | 1 | 010 |
| READ_DATA | I | 011 | 1 | 100 |
| READ_ADD | I | 100 | I | 011 |
| | | | | |

^{: [}Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'sequential' in module 'SPI_Slave'

9.3.1. Synthesis Schematic





Page 22 of 27


9.3.2. Timing Report summary

| etup | | Hold | | Pulse Width | |
|------------------------------|----------|------------------------------|----------|--|----------|
| Worst Negative Slack (WNS): | 5.419 ns | Worst Hold Slack (WHS): | 0.146 ns | Worst Pulse Width Slack (WPWS): | 4.500 ns |
| Total Negative Slack (TNS): | 0.000 ns | Total Hold Slack (THS): | 0.000 ns | Total Pulse Width Negative Slack (TPWS): | 0.000 ns |
| Number of Failing Endpoints: | 0 | Number of Failing Endpoints: | 0 | Number of Failing Endpoints: | 0 |
| Total Number of Endpoints: | 77 | Total Number of Endpoints: | 77 | Total Number of Endpoints: | 36 |

9.3.3. The critical path highlighted in the schematic









10. Implementation snippets for each encoding

10.1. Gray Encoding

10.1.1. Utilization report






10.1.2. Timing report snippet




10.1.3. FPGA device snippet



10.2. One_hot Encoding

10.2.1. Utilization report




Summary Utilization % Resource Utilization Available 20800 LUT 64 0.31 FF 35 41600 0.08 BRAM 0.50 50 1.00 10 5 106 4.72 LUT FF · BRAM 10

10.2.2. Timing Report summary




10.2.3. FPGA device snippet



10.3. Sequential Encoding

10.3.1. Utilization report




Summary Utilization Available Utilization % Resource LUT 64 20800 0.31 FF 33 41600 0.08 BRAM 1.00 0.50 50 10 106 4.72 LUT BRAM -1% 10 -5% 50_ 100

10.3.2. Timing Report summary



10.3.3. FPGA device snippet



11. Snippet of the "Messages" tab

11.1. Gray Encoding



11.2. One_hot Encoding



11.3. Sequential Encoding

