# LCC Instruction Set Summary

Mnemonic br	B 0000	inary F code	ormat pcoffset9	Flags Set	Description on code, pc = pc + pcoffset9
add add	0001 0001	dr dr	sr1 000 sr2 sr1 1 imm5	nzcv nzcv	dr = sr1 + sr2 dr = sr1 + imm5
ld	0010	dr	pcoffset9		<pre>dr = mem[pc + pcoffset9]</pre>
st	0011	sr	pcoffset9		<pre>mem[pc + pcoffset9] = sr</pre>
bl, call, or jsr blr or jsrr	0100 0100	1 000	pcoffset11 baser offset6		<pre>lr= pc; pc = pc + pcoffset11 lr = pc; pc = baser + offset6</pre>
and and	0101 0101	dr dr	sr1 000 sr2 sr1 1 imm5	nz nz	<pre>dr = sr1 &amp; sr2 dr = sr1 &amp; imm5</pre>
ldr	0110	dr	baser offset6		<pre>dr = mem[baser + offset6]</pre>
str	0111	sr	baser offset6		<pre>mem[baser + offset6] = sr</pre>
стр	1000	000	sr1 000 sr2	nzcv	sr1 - sr2 (set flags)
стр	1000	000	sr1 1 imm5	nzcv	sr1 - imm5 (set flags)
not	1001	dr	sr1 000000	nz	dr = ~sr1
push	1010	sr	0000 00000		mem[sp] = sr
рор	1010	dr	0000 00001		<pre>dr = mem[sp++];</pre>
srl	1010	sr	ct 00010	nzc	<pre>sr &gt;&gt; ct (0 inserted on left, c=last out)</pre>
sra	1010	sr	ct 00011	nzc	<pre>sr &gt;&gt; ct (sign bit replicated, c=last out)</pre>
s11	1010	sr	ct 00100	nzc	<pre>sr &lt;&lt; ct (0 inserted on right, c=last out)</pre>
rol	1010	sr	ct 00101	nzc	sr $<<$ ct (rotate: bit $15 \rightarrow$ bit $0$ , c=last out)
ror	1010	sr	ct 00110	nzc	sr $<<$ ct (rotate: bit $0 \rightarrow$ bit 15, c=last out)
mul	1010	dr	sr 0 00111	nz	dr = dr * sr
div	1010	dr	sr 0 01000	nz	dr = dr / sr
rem	1010	dr	sr 0 01001	nz	dr = dr % sr
or	1010	dr	sr 0 01010	nz	dr = dr   sr (bitwise OR)
xor	1010	dr	sr 0 01011	nz	dr = dr ^ sr (bitwise exclusive OR)
mvr	1010	dr	sr 0 01100		dr = sr
sext	1010	dr	sr 0 01101	nz	dr sign extended (sr specifies field to extend)
sub	1011	dr	sr1 000 sr2	nzcv	dr = sr1 - sr2
sub	1011	dr	sr1 1 imm5	nzcv	dr = sr1 - imm5
jmp	1100	000	baser offset6		pc = baser + offset6
ret	1100	000	111 offset6		pc = lr + offset6
mvi	1101	dr	imm9		dr = imm9
lea	1110	dr	pcoffset9		dr = pc + pcoffset9

mov dr, imm9 is a pseudo-instruction translated to the machine instruction corresponding to mvi dr, imm9. mov dr, sr is a pseudo-instruction translated to the machine instruction corresponding to mvr dr, sr. dr, sr, sr1, sr2, baser are 3-bit register fields.

ct is a 4-bit shift count field (if omitted in a shift assembly instruction, it defaults to 1). pcoffset9, pcoffset11, imm5, imm9, offset6 are signed number fields of the indicated length. If offset6 is omitted in an assembly language instruction, it defaults to 0.

## **Trap Instructions**

Mnemonic		Binary Format	Flags Set	Description
halt	1111	000 0 0000000	none 0	Stop execution, return to OS
nl	1111	000 0 0000000	1 none	Output newline
dout	1111	sr 0 0000001	none 0	Display signed number in sr
udout	1111	sr 0 0000001	1 none	Display unsigned number in sr in decimal
hout	1111	sr 0 0000010	none 0	Display hex number in sr in hex
aout	1111	sr 0 0000010	1 none	Display ASCII character in sr
sout	1111	sr 0 0000011	none 0	Display string sr points to
din	1111	dr 0 0000011	1 none	Read decimal number from keyboard into dr
hin	1111	dr 0 0000100	none 0	Read hex number from keyboard into dr
ain	1111	dr 0 0000100	1 none	Read ASCII character from keyboard into dr
sin	1111	sr 0 0000101	none 0	Input string into buffer sr points to

If sr or dr is omitted in a trap assembly language instruction, it defaults to r0 (000).

## **Debugging Instructions**

Mnemonic	Binary Format			Flags Set	Description
m	1111	000	0 00001011	none	Display all memory in use
r	1111	000	0 00001100	none	Display all registers
S	1111	000	0 00001101	none	Display stack
bp	1111	000	0 00001110	none	Software breakpoint (activates debugger)

## Branch Instruction Codes (same suffixes can be used on the jmp instruction)

Mnemonic	Code	Branch occurs if
brz or bre	000	z = 1 (branch on zero, branch on equal)
brnz or brne	001	z = 0 (branch on nonzero, branch on not equal)
brn	010	n = 1 (branch on negative)
brp	011	n = z (branch on positive)
brlt	100	$n \neq v$ (branch on less than in signed comparison)
brgt	101	n = v and $z = 0$ (branch on greater than in signed comparison)
brc or brb	110	c = 1 (branch on carry or branch on below (less than in unsigned comparison)
bror bral	111	Branch always

### **Assembler Directives**

Directive	Description
.word <value></value>	Create word initialized to <value></value>
.fill <value></value>	Same as .word
.zero <size></size>	Create block of <size> words initialized to 0</size>
.space <size></size>	Same as .zero
.blkw <size></size>	Same as .zero
.string <string></string>	Create null-terminated ASCII <string></string>
.stringz <string></string>	Same as .string
.asciz <string></string>	Same as .string
.start <label></label>	Specify <label> as entry point (or use label _start on entry point)</label>
.global <var></var>	Specify <var> is a global variable</var>
.globl <var></var>	Same as .glob1
.extern <var></var>	Specify <var> is an external variable</var>
.org <address></address>	Reset location counter to higher <address></address>