

MULTIMEDIA



UNIVERSITY

STUDENT ID NO

--	--	--	--	--	--	--	--	--	--

Table Number

--

MULTIMEDIA UNIVERSITY

FINAL EXAMINATION

TRIMESTER MARCH/APRIL 2024 (TERM ID 2410)

**CSN6114 –COMPUTER ARCHITECTURE AND
ORGANIZATION**

(All sections / Groups)

9 JULY 2024

9.00 am – 11.00 am

(2 Hours)

INSTRUCTIONS TO STUDENTS

1. This Question paper consists of 14 pages including a cover page with 5 Questions only.
2. Attempt **ALL** the **FIVE** questions. All questions carry equal marks and the distribution of the marks for each question is given.
3. Please print all your answers in this booklet.

QUESTION 1

a) Perform the following arithmetic, and write the necessary outputs.

i) $5A.04H - 3F.2CH$

ii) $35.42_7 + 6.26_7$

iii) $1000.001_2 - 111.11_2$

$$A = 10$$

$$B = 11$$

$$C = 12$$

$$D = 13$$

$$E = 14$$

$$F = 15$$

[1 × 3 = 3 marks]

<p>i) $\begin{array}{r} \overset{15}{5} \overset{16}{A} . \overset{15}{0} \overset{16}{4} \\ - \overset{15}{3} \overset{16}{F} . \overset{15}{2} \overset{16}{C} \\ \hline \overset{15}{1} \overset{16}{A} . \overset{15}{D} \overset{16}{8} \end{array}$</p> <p>ii) $\begin{array}{r} \overset{1}{3} \overset{2}{5} . \overset{1}{4} \overset{2}{2} \\ + \overset{1}{6} . \overset{1}{2} \overset{2}{6} \\ \hline \overset{1}{4} \overset{2}{5} . \overset{1}{0} \overset{2}{1} \end{array}$</p>	<p>iii) $\begin{array}{r} \overset{1}{1} \overset{2}{0} \overset{3}{0} \overset{4}{0} . \overset{1}{0} \overset{2}{0} \overset{3}{0} \overset{4}{1} \\ - \overset{1}{1} \overset{2}{1} \overset{3}{1} . \overset{1}{1} \overset{2}{1} \overset{3}{0} \\ \hline \overset{1}{0} \overset{2}{0} \overset{3}{0} . \overset{1}{0} \overset{2}{1} \overset{3}{1} \end{array}$</p>
---	--

b) Design a combinational logic circuit in detecting odd numbers. The odd numbers detector is one that produces HIGH output when the decimal equivalent binary input is odd, else it produces LOW output. Do the following.

[2+1+1 marks]

i) Construct the truth table

ii) Simplify the Boolean expression into SOP using Karnaugh-Map

iii) Draw the 3-input odd number detector based on (ii) using only NAND.

Continued ...

i)	x	y	z	Output
0	0	0	0	0
1	0	0	1	1
2	0	1	0	0
3	0	1	1	1
4	1	0	0	0
5	1	0	1	1
6	1	1	0	0
7	1	1	1	1

ii)	xy \ z	0	1
00	00	0	1
01	00	0	1
11	00	0	1
10	00	0	1

= z

iii)

Continued ...

c) Change the function W from Product of Sums (POS) form to Sum of Products (SOP) following the steps below:

- i) Construct a truth table
- ii) Obtain the SOP from the truth table

$$W = (A + B + C)(\bar{A} + B + C)(A + \bar{B} + \bar{C})(\bar{A} + \bar{B})$$

$\begin{matrix} 0 & 0 & 0 & 1 & 0 & 0 & 0 & 1 & 1 & 1 \end{matrix}$

[2+1 Marks]

i)

A	B	C	
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	0

ii) $\bar{A}\bar{B}C + A\bar{B}\bar{C} + A\bar{B}C$

Continued ...

QUESTION 2


a) Given Boolean function $F(A, B, C, D) = \sum m(1, 3, 4, 5, 6, 11, 13)$. You are required to design a circuit implementation of the function using 8x1 Multiplexer (MUX).

i) Construct the related truth table

[2 Marks]


ii) Implement the logic circuit by using an 8x1 MUX and the needed logic gates

[2 Marks]



Continued ...

b) Draw the output (Q) of these Asynchronous inputs negative going transition JK Flip-Flop by complete the Q for the timing diagram below: [1 Mark]



c) Design a synchronous counter that has two negative-edged triggered **D flip-flops** with three inputs **X, Y and Z** (with order accordingly). Implement the counter based on the two conditions listed below:

- If X is 1, Y and Z will count up based on $00_2, 01_2, 10_2, 11_2$ and repeat.
- If X is 0, Y and Z will count down based on $11_2, 10_2, 01_2, 00_2$ and repeat.

Your design should include:

- (i) By referring to Excitation Table for D flip flop (provided in Appendix), construct the State Table. [2 marks]
- (ii) Perform simplification for each D flip-flop input by using Karnaugh Map. [2 marks]
- (iii) Construct the counter using D flip-flops. [1 mark]

Continued ...

D Excitation table

Q	Q'	D
0	0	0
0	1	1
1	0	0
1	1	1

0 1 0 0 0 0 1 1 0
128 64 32 16 8 4 2 1

i) Next State D-FF

X	Y	Z	Y^+	Z^+	D_Y	D_Z
0	0	0	1	1	1	1
0	0	1	0	0	0	0
0	1	0	0	1	0	1
0	1	1	1	0	1	0
1	0	0	0	1	0	1
1	0	1	1	0	1	0
1	1	0	1	1	1	1
1	1	1	0	0	0	0

D_Y

XY \ Z	0	1
00	1	0
01	0	1
11	1	0
10	0	1

$D_Y = x \oplus Y \oplus Z$

D_Z

XY \ Z	0	1
00	1	0
01	1	0
11	1	0
10	1	0

$D_Z = \bar{Z}$

QUESTION 3

- a) Assume the usage of 8-stage instruction pipelining with a program consisting of 10 instructions. The clock frequency is 40 KHz. Answer the following with showing the proper steps:
- Identify the time needed to execute each stage of all instructions.
 - Assume the usage of ideal pipelining without any hazards, what is the time needed to complete all the 10 instructions.
 - If pipelining is not used, what is the time required to execute these 10 instructions.
 - Identify the speed up factor, K for the instruction pipeline as compared to without pipeline.

[4 Marks]
Continued ...

$$n=10$$

$$k=8$$

$$\begin{aligned} \text{i)} T &= \frac{1}{40000} = 0.000025 \text{ s} \\ \text{ii)} & [8 + (10 - 1)] (0.000025) \\ &= 0.000425 \\ \text{iii)} T &= 10(8)(0.000025) \\ &= 0.002 \text{ s} \\ \text{iv)} & \frac{0.002}{0.000425} = 4.7059 \end{aligned}$$

b) Assume that a processor employs a memory address register (MAR), a memory buffer register (MBR), a program counter (PC), and an instruction register (IR). List the symbolic sequence of micro-operations of ARM instruction below according to the time sequence.

LDR R1, [R2]

[3 Marks]

Continued ...


```

t1    MAR ← R2
t2    MBR ← Memory
t3    R1 ← MBR

```

- c) Given the following registers and a two-address machine, write a program to compute
T

$$T = (K \times M - R) / (S + L).$$

Available instructions are given below:

a. Temporary Registers (in order): A, B, C, D and E

b. K, M, R, S and L are Data

c. Instructions: MOV R1; #DATA; MOV R1, R2; ADD R1, R2; SUB R1, R2; MUL R1, R2 and DIV R1, R2

Store the final result in Register T. (Hint: Instruction format = opcode destination, source)
[3 marks]

```

MOV A, K
MOV B, M
MOV C, R
MUL A, B    A = KM
SUB A, C    A = KM - R
MOV D, S
MOV E, L
ADD D, E    D = S + L


```

```

DIV A, D    A = (KM - R) / (S + L)
MOV T, A

```

Continued ...



QUESTION 4

a) Given Multiplicand (M) = -4_{10} and Multiplier (Q) = 3_{10}

- Convert the M and Q into two 4-bit two's complement binary numbers. [1 mark]
- Perform the multiplication of two 4-bit two's complement binary numbers from the answers obtained from i) by applying Booth's algorithm (refer flowchart from appendix). Show all the steps involved. [2 marks]
- convert the product obtained from ii) into decimal value. [1 mark]

i) $M = 0100$ $-M = 0011$

$$\begin{array}{r} 0100 \\ + 1011 \\ \hline 1100 \end{array}$$

$$\begin{array}{r} 0011 \\ + 0100 \\ \hline 0100 \end{array}$$

$Q = 0011$

ii)

A	Q	Q ₋₁	n
0000	0011	0	n=4
+ 0100			
0100	0011	0	n=3
0010	0011	1	
0001	0000	1	n=2
+ 1100			
1101	0000	1	n=1
1110	1000	0	
1111	0100	0	n=0

iii)

$$\begin{array}{r} 1^s = 0000 \quad 1011 \\ + \quad \quad \quad 1 \\ \hline 2^s = 0000 \quad 1100 \end{array}$$

Product = $8 + 4$
 $= 12$

Sign = 1
 $\therefore -12$

Continued ...

b) Given the following register and memory values, what values do the following ARM instructions load into the destination register? Assume instructions are in sequence.

Address 1000 contains 0x6E

Address 1020 contains 0x42

Address 2030 contains 0x5B

R0 contains 0x0020

R1 contains 0x0030

R2 contains 0x1000

R3 contains 0x0090

- i) MOV R0, #0x2A
 ii) ADD R0, R1, R3
 iii) LDR R0, [R2, #0x20]
 iv) LDR R0, [R2]

A = 10
 B = 11
 C = 12
 D

[2 Marks]

- i) R0 = 0x2A
 ii) R0 = 0x00C0
 iii) R0 = 0x42
 iv) R0 = 0x42

c) Write ARM instructions to perform the below arithmetic. Store the result of each partial arithmetic accordingly into memory addresses of 0x6000, 0x6001, and 0x6002 respectively.

See below diagram for the expected output.

$$((54-36)+82) / 2$$

Start address:

0x5000

End address:

0x6004

Word Address	Byte 3	Byte 2	Byte 1	Byte 0	Word Value
0x6000	0x0	0x4	0x8	0x5A	0x4085A

[4 Marks]

Continued ...

MOV R0, 0x6000
 MOV R1, #54
 MOV R2, #36

GHN/KAIRIL/KANNAN/LIANA/NH/TSC

SUB R3, R1, R2 R3 = 54 - 36

STR R3, [R0], #1

MOV R4, #82

ADD R5, R3, R4 R5 = (54 - 36) + 82

STR R5, [R0], #1

```
STR R0, [R0], #1  
MOV R6, #2  
DIV R7, R5, R6  
STR R6, [R0]  
END
```

CSN6114

COMPUTER ARCHITECTURE AND ORGANIZATION

09 JULY 2024

QUESTION 5

a) State any ONE type of addressing mode of instructions that involve memory access with TWO examples from ARM instructions.

[2 Marks]

```
Immediate addressing  
STR R0, [R1, #4]  
LDR R1, [R0, #5]
```

b) I/O modules vary considerably in complexity and the number of external devices that they control. Draw a general block diagram of an I/O module that consists of data registers, status registers, bus, address and control lines. Illustrate how the I/O module performs its functions in it.

[4 Marks]

Continued ...

c) In computer science, floating-point numbers are represented by IEEE 754-32 bit single-precision format (as given below).

Sign	Biased exponent	Mantissa / Significand
1 bit	8 bits	23 bits

For the given positive 58_{10} in decimal number

- Convert the decimal code to 8 bits unsigned binary number.
- Identify the normalized form of the 8 bits unsigned binary number.
- Identify the 8-bit biased exponent.
- Provide 58_{10} in IEEE 754-32 bit single-precision format

[1x 4 = 4 marks]

i)
$$\begin{array}{r} 2 \overline{) 58} \\ 2 \overline{) 29} - 0 \\ 2 \overline{) 14} - 1 \\ 2 \overline{) 7} - 0 \\ 2 \overline{) 3} - 1 \\ 2 \overline{) 1} - 1 \\ 0 - 1 \end{array}$$

$= 00111010$

ii) 1.11010×2^5


iii) $127 + 5 = 132$

$= 1000\ 0100$

iv)

0	1000 0100	110100000000000000000000
---	-----------	--------------------------

Continued ...

Appendix*JK Excitation table*

Q	Q'	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

D Excitation table

Q	Q'	D
0	0	0
0	1	1
1	0	0
1	1	1

T Excitation table

Q	Q'	T
0	0	0
0	1	1
1	0	1
1	1	0

End of paper

