TurnIn CSE141L Requirements

1. full set of Verilog, including design, test bench, any .txt files

check synthesis

check simulation

1. full set of Assembly script w/ assembler & .txt files of machine code (3)
2. summary (read me) – how to run your code; what worked / what didn't

X programs out of 3 ran

scores on each