

A

B

C

D

A

B

C

D

Connectors  
Connectors.SchDoc

MCU  
MCUtop.SchDoc

LEDs  
LED.SchDoc

UART-USB  
UART\_connect.SchDoc

FPGA  
XC7A35TFTG256.SchDoc











USB\_Transceiver  
USB\_trans.SchDoc

USB 2.0 PHY  
USB3300.SchDoc

SD  
SDtop.SchDoc

Configuration memory  
N25Q128A13ESE40.SchDoc

Power Regulator  
Power.SchDoc



Board:	BottyMcBotFace	Version:	0.1
Sheetname:	Top level	Sheet	1 of 21
Subject:	TDT4295 Datamaskinprosjekt 2016	Group:	Ytelse
Shematic file:	main.SchDoc		




Do not connect to 0V, grounding only on host side

Do not connect to 0V, grounding only on host side

Do not connect to 0V, grounding only on host side

Do not connect to 0V, grounding only on host side

Do not connect to 0V, grounding only on host side



Board:	BottyMcBotFace	Version:	0.1
Sheetname:	Connectors	Sheet	2 of 21
Subject:	TDT4295 Datamaskinprosjekt 2016	Group:	Ytelse
Shematic file:	Connectors.SchDoc		



A

B

C


D

A

B

C

D



Board:	BottyMcBotFace	Version:	0.1
Sheetname:	Debug LEDs	Sheet	3 of 21
Subject:	TDT4295 Datamaskinprosjekt 2016	Group:	Ytelse
Shematic file:	LED.SchDoc		



A

B

C


D

A

B

C

D




Board:	BottyMcBotFace	Version:	0.1	
Sheetname:	Microcontroller Top Level	Sheet 4	of 21	
Subject:	TDT4295 Datamaskinprosjekt 2016	Group:	Ytelse	
Schematic file: MCUtop.SchDoc				










▲ LEDs indicate that the supply has not been activated.  
Light on : Supply deactivated.  
Light off : All good.


Power supply sequencing:  
1V0 supply (VCCINT) > 0.8 V starts the 1V8 reg ( VCCBRAM & VCCAUX)  
1V8 supply > 1.25 starts the 3V3 supply ( VCCO)  
Should give sequence: VCCINT -> VCCAUX -> VCCO [DS181, p 7]  
Easily modified and/or removed





Board:	BottyMcBotFace	Version:	0.1
Sheetname:	SD Card	Sheet	9 of 21
Subject:	TDT4295 Datamaskinprosjekt 2016	Group:	Ytelse
Shematic file:	SDtop.SchDoc		





Board:	BottyMcBotFace	Version:	0.1	
Sheetname:	UART to USB Bridge	Sheet	10 of 21	
Subject:	TDT4295 Datamaskinprosjekt 2016	Group:	Ytelse	
Shematic file:	UART_connect.SchDoc			

A

B

C


D

A

B

C

D



Board:	BottyMcBotFace	Version:	0.1
Sheetname:	USB Full Speed transceiver	Sheet	11 of 21
Subject:	TDT4295 Datamaskinprosjekt 2016	Group:	Ytelse
Shematic file:	USB_trans.SchDoc		





A

B

C




D

A

B


C


D



Board:	BottyMcBotFace	Version:	0.1
Sheetname:	FPGA Top level	Sheet	13 of 21
Subject:	TDT4295 Datamaskinprosjekt 2016	Group:	Ytelse
Shematic file:	XC7A35TFTG256.SchDoc		











A

B

C


D

A

B


C

D



Board:	BottyMcBotFace	Version:	0.1
Sheetname:	FPGA IO Top level	Sheet	17 of 21
Subject:	TDT4295 Datamaskinprosjekt 2016	Group:	Ytelse
Shematic file:	XC7A35TFTG256_IO.SchDoc		





A

B

C


D

A

B

C

D



Board:	BottyMcBotFace	Version:	0.1	
Sheetname:	FPGA Bank 34	Sheet	19 of 21	
Subject:	TDT4295 Datamaskinprosjekt 2016	Group:	Ytelse	
Schematic file: XC7A35TFTG256_bank34.SchDoc				

A

A

B


B

C

C

D

D



Board:	BottyMcBotFace	Version:	0.1
Sheetname:	FPGA Bank 35	Sheet	20 of 21
Subject:	TDT4295 Datamaskinprosjekt 2016	Group:	Ytelse
Shematic file:	XC7A35TFTG256_bank35.SchDoc		



A

B

C


D

A

B

C

D



Board:	BottyMcBotFace	Version:	0.1
Sheetname:	FPGA Power Distribution	Sheet	21 of 21
Subject:	TDT4295 Datamaskinprosjekt 2016	Group:	Ytelse
Shematic file:	XC7A35TFTG256_power.SchDoc		

