



Board:	BottyMcBotFace	Version:	0.1
Sheetname:	Top level	Sheet	1 of 20
Subject:	TDT4295 Datamaskinprosjekt 2016	Group:	Ytelse
Shematic file:	main.SchDoc		


▲ Do not connect to 0V, grounding only on host side




Do not connect to 0V,
grounding only on
host side




▲ Do not connect to 0V,
grounding only on
host side



▲ Do not connect to 0V, grounding only on host side



▲ Do not connect to 0V, grounding only on host side



Board:	BottyMcBotFace	Version:	0.1
Sheetname:	Connectors	Sheet 2	of 20
Subject:	TDT4295 Datamaskinprosjekt 2016	Group:	Ytelse
Schematic file: Connectors.SchDoc			



A

B

C


D

A

B

C

D



Board: BottyMcBotFace	Version: 0.1
Sheetname: Debug LEDs	Sheet 3 of 20
Subject: TDT4295 Datamaskinprosjekt 2016	Group: Ytelse
Schematic file: LED.SchDoc	



A

B

C


D

A

B


C


D



Board:	BottyMcBotFace	Version:	0.1	
Sheetname:	Microcontroller Top Level	Sheet 4	of 20	
Subject:	TDT4295 Datamaskinprosjekt 2016	Group:	Ytelse	
Schematic file: MCUtop.SchDoc				








LEDs indicate that the supply has not been activated.
Light on : Supply deactivated.
Light off : All good.


Power supply sequencing:
1V0 supply (VCCINT) > 0.8 V starts the 1V8 reg (VCCBRAM & VCCAUX)
1V8 supply > 1.25 starts the 3V3 supply (VCCO)
Should give sequence: VCCINT -> VCCAUX -> VCCO [DS181, p 7]
Easily modified and/or removed

Board:	BottyMcBotFace	Version:	0.1
Sheetname:	Power Regulators	Sheet	8 of 20
Subject:	TDT4295 Datamaskinprosjekt 2016	Group:	Ytelse
Shematic file:	Power.SchDoc		





Board:	BottyMcBotFace	Version:	0.1	
Sheetname:	USB Full Speed transceiver	Sheet	10 of 20	
Subject:	TDT4295 Datamaskinprosjekt 2016	Group:	Ytelse	
Shematic file:	USB_trans.SchDoc			



USB3300 - Silicon Labs USB 2.0 High speed transceiver
- Connected in peripheral mode

Board:	BottyMcBotFace	Version:	0.1	
Sheetname:	USB 2.0 HS PHY	Sheet	11 of 20	
Subject:	TDT4295 Datamaskinprosjekt 2016	Group:	Ytelse	
Schematic file: USB3300.SchDoc				

A

B

C




D

A

B


C


D





Board:	BottyMcBotFace	Version:	0.1
Sheetname:	FPGA Top level	Sheet	12 of 20
Subject:	TDT4295 Datamaskinprosjekt 2016	Group:	Ytelse
Shematic file:	XC7A35TFTG256.SchDoc		











A

B

C


D


A

B

C

D



Board:	BottyMcBotFace	Version:	0.1	
Sheetname:	FPGA Bank 34	Sheet	18 of 20	
Subject:	TDT4295 Datamaskinprosjekt 2016	Group:	Ytelse	
Schematic file:	XC7A35TFTG256_bank34.SchDoc			

A

A

B


B

C

C

D

D



Board:	BottyMcBotFace	Version:	0.1
Sheetname:	FPGA Bank 35	Sheet	19 of 20
Subject:	TDT4295 Datamaskinprosjekt 2016	Group:	Ytelse
Shematic file:	XC7A35TFTG256_bank35.SchDoc		



A

B

C


D

A

B


C

D



Board:	BottyMcBotFace	Version:	0.1
Sheetname:	FPGA Power Distribution	Sheet	20 of 20
Subject:	TDT4295 Datamaskinprosjekt 2016	Group:	Ytelse
Shematic file:	XC7A35TFTG256_power.SchDoc		





Title		
Size	Number	Revision
A4		
Date:	02.10.2016	Sheet of
File:	C:\Users\...\UART_connect.SchDoc	Drawn By: