

A

B

C

D

A

B

C

D

Connectors
Connectors.SchDoc

MCU
MCUtop.SchDoc

FPGA
XC7A35TFTG256.SchDoc

LEDs
LED.SchDoc

UART-USB
UART_connect.SchDoc






USB Transceiver
USB_trans.SchDoc

USB 2.0 PHY
USB3300.SchDoc

SD
SDtop.SchDoc

Configuration memory
N25Q128A13ESE40.SchDoc

Power Regulator
Power.SchDoc



Board: PACMAN	Version: 0.2
Sheetname: Top level	Sheet 1 of 21
Subject: TDT4295 Datamaskinprosjekt 2016	Group: Ytelse
Shematic file: main.SchDoc	




Do not connect to 0V,
grounding only on
host side

Do not connect to 0V,
grounding only on
host side

Do not connect to 0V,
grounding only on
host side

Do not connect to 0V,
grounding only on
host side

Do not connect to 0V,
grounding only on
host side



Board: PACMAN	Version: 0.2
Sheetname: Connectors	Sheet 2 of 21
Subject: TDT4295 Datamaskinprosjekt 2016	Group: Ytelse
Schematic file: Connectors.SchDoc	



A

B

C


D

A

B

C

D



Board: PACMAN	Version: 0.2
Sheetname: Debug LEDs	Sheet 3 of 21
Subject: TDT4295 Datamaskinprosjekt 2016	Group: Ytelse
Schematic file: LED.SchDoc	



A

B

C


D

A


B


C

D




Board: PACMAN	Version: 0.2	
Sheetname: Microcontroller Top Level	Sheet 4 of 21	
Subject: TDT4295 Datamaskinprosjekt 2016	Group: Ytelse	
Schematic file: MCUtop.SchDoc		





R75 is only added as redundancy in case of usage in SPI mode x1. Should normally not be loaded.



A

B

C


D

A

B


C

D




Board: PACMAN	Version: 0.2
Sheetname: Power Regulators	Sheet 8 of 21
Subject: TDT4295 Datamaskinprosjekt 2016	Group: Ytelse
Shematic file: Power.SchDoc	





Board: PACMAN	Version: 0.2
Sheetname: SD Card	Sheet 9 of 21
Subject: TDT4295 Datamaskinprosjekt 2016	Group: Ytelse
Shematic file: SDtop.SchDoc	





Board: PACMAN	Version: 0.2	
Sheetname: UART to USB Bridge	Sheet 10 of 21	
Subject: TDT4295 Datamaskinprosjekt 2016	Group: Ytelse	
Shematic file: UART_connect.SchDoc		

A

B

C




D

A

B


C

D



Board:	PACMAN	Version:	0.2
Sheetname:	FPGA Top level	Sheet	13 of 21
Subject:	TDT4295 Datamaskinprosjekt 2016	Group:	Ytelse
Shematic file:	XC7A35TFTG256.SchDoc		





A

B

C


D

A

B


C

D



Board:	PACMAN	Version:	0.2
Sheetname:	FPGA IO Top level	Sheet	17 of 21
Subject:	TDT4295 Datamaskinprosjekt 2016	Group:	Ytelse
Schematic file: XC7A35TFTG256_IO.SchDoc			





A

B

C


D


A

B

C

D



Board:	PACMAN	Version:	0.2	
Sheetname:	FPGA Bank 34	Sheet	19 of 21	
Subject:	TDT4295 Datamaskinprosjekt 2016	Group:	Ytelse	
Schematic file: XC7A35TFTG256_bank34.SchDoc				

A

A

B


B

C

C

D

D



Board:	PACMAN	Version:	0.2
Sheetname:	FPGA Bank 35	Sheet	20 of 21
Subject:	TDT4295 Datamaskinprosjekt 2016	Group:	Ytelse
Shematic file:	XC7A35TFTG256_bank35.SchDoc		



A

B

C


D

A

B

C

D



Board:	PACMAN	Version:	0.2
Sheetname:	FPGA Power Distribution	Sheet	21 of 21
Subject:	TDT4295 Datamaskinprosjekt 2016	Group:	Ytelse
Schematic file: XC7A35TFTG256_power.SchDoc			