INDEX

S. No.	Name of the Experiment	Date	Page N0.	Sign.
1	Implementing HALF ADDER , FULL ADDER using basic logic gates.			
2	Implementing Binary-to Gray , Gray -to -Binary code conversion.			
3	Implementing 3-8 line DECODER.			
4	Implementing 4x1 and 8x1 MULTIPLEXERS.			
5	Verify the excitation table of various FLIP-FLOPS .			
6	Design of an 8-bit Input/Output system with four 8-bit Internal registers			
7	Design of an 8-bit ARITHMATIC LOGIC UNIT.			
8	Design the data path of a computer from its register transfer language description .			
9	Design the control unit of a computer using either hardwiring or microprogramming based on its register transfer language description .			
10	Implementing a simple instruction set computer with a control unit and a data path .			