

25 Spring ECEN 607: Advanced Analog Circuit Tech
Design Post-lab Report

Lab1: MOS Device Characterization

Name: Yu-Hao Chen

UIN:435009528

Section:601


Professor: Jose Silva-Martinez

TA: Yoon, Sung J

Description:



In this lab, we learn how to use Cadence Virtuoso to plot and measure some basic characteristics of the different parameters (W/L, finger) of NMOS and PMOS. Generating the waveform plot and examine the result.

Design & result



1. nfetmx transistor with $W/L=1\mu/0.7\mu$.

- Fix $V_{DS}=2V$. Sweep V_{GS} from 0 to 5V, plot I_D and g_m (dI_D/dV_{GS}) vs. V_{GS} , and extract V_{th} , $\mu_n C_{ox}$ and ϑ .




- By finding the intersection point of the red line (dI_D/dV_{GS}) and the minimum horizon line of the red line $v=0$, we can find the V_{th} which is $V_{th}=0.552V$
- By finding the slope of the red line, which is blue line, we can get the


$\mu_n C_{ox} \cdot W/L = 157.031 \mu\text{A/V}$, while $W/L = 1\mu/0.7\mu$, $\mu_n C_{ox} = 109.96 \mu\text{A/V}$

- By finding the intersection point of the blue line and the maximum horizon line of the red line, we can find the $V_{th} + (1/2\theta)$, and θ will be $\theta = 0.51$


b. Set $V_{GS} = V_{th} + 100\text{mV}$. Sweep V_{DS} from 0 to 5V, plot and g_{ds} (dI_D/dV_{DS}) vs. V_{DS} . Plot the output resistance r_{ds} , and its first and second derivative as function of V_{DS} .



- $g_{ds} = \partial I_D / \partial V_{DS}$ The output conductance represents the linear relationship between the drain current and the drain-source voltage.




- Red line: output resistance r_{ds} .
- Yellow line: first derivative function of V_{DS} .




- Green line: second derivative as function of V_{DS} .

c. Find the intrinsic gain (A_i) and unity-gain frequency (f_t) using AC simulations when

$V_{DS}=2V$ and $V_{GS}=V_{tn}+100mV$.




Replace the V_{DS} with the current source I_{DS} when $V_{GS}=V_{tn}+100mV=0.652$, $I_{DS}=2.44u$




- intrinsic gain (A_i): when $V_{GS} ACM=1$, $V_D=82.1326V$
- unity-gain frequency (f_t): when gain=1, $f_t=7.07G$

2. nfetmx transistor with $W/L=5\mu/0.7\mu$.


a. Fix $V_{DS}=2V$. Sweep V_{GS} from 0 to 5V, plot I_D and g_m (dI_D/dV_{GS}) vs. V_{GS} , and extract V_{tn} , $\mu_n C_{ox}$ and ϑ .






- $V_{th}=0.539v$
- $\mu_n C_{ox}=111.529u/V$
- $\theta=0.507$


b. Set $V_{GS}=V_{th}+100mV$. Sweep V_{DS} from 0 to 5V, plot and g_{ds} (dI_D/dV_{DS}) vs. V_{DS} . Plot the output resistance r_{ds} , and its first and second derivative as function of V_{DS} .



- The output conductance g_{ds}





- Red line: output resistance r_{ds} .
- Yellow line: first derivative function of V_{DS} .



- Green line: second derivative as function of V_{DS} .



c. Find the intrinsic gain (A_i) and unity-gain frequency (f_t) using AC simulations when $V_{DS}=2V$ and $V_{GS}=V_{tn}+100mV$.



- intrinsic gain (A_i)= 78.633
- f_t =4.21GHz


3. nfetmx transistor with $W/L=5\mu/1.4\mu$.

a. Fix $V_{DS}=2V$. Sweep V_{GS} from 0 to 5V, plot I_D and g_m (dI_D/dV_{GS}) vs. V_{GS} , and extract V_{tn} , $\mu_n C_{ox}$ and ϑ .




- $V_{th}=0.658V$
- $\mu nCox=103.591u/V$
- $\theta=0.324$


b. Set $V_{GS}=V_{th}+100mV$. Sweep V_{DS} from 0 to 5V, plot and g_{ds} (dI_D/dV_{DS}) vs. V_{DS} . Plot the output resistance r_{ds} , and its first and second derivative as function of V_{DS} .



- The output conductance g_{ds}





- Red line: output resistance r_{ds} .
- Yellow line: first derivative function of VDS.




- Green line: second derivative as function of VDS.

c. Find the intrinsic gain (A_i) and unity-gain frequency (f_t) using AC simulations when $V_{DS}=2\text{V}$ and $V_{GS}=V_{tn}+100\text{mV}$.







- intrinsic gain (A_i)= 366.877
- f_t =59.566GHz




4. pfetmx transistor with $W/L=1\mu/0.5\mu$.

- a. $V_{SD}=2V$. Sweep V_{SG} from 0 to 5V, plot I_D and $g_m=dI_D/dV_{SG}$ vs. V_{SG} , and extract V_{tp} , $\mu_p C_{ox}$ and ϑ .




- $V_{th}=0.561V$
- $\mu_n C_{ox}=29.566\mu/V$
- $\theta=0.462$


b. $V_{SG}=|V_{tp}|+100mV$. Sweep V_{SD} from 0 to 5V, plot and g_{ds} (dI_D/dV_{SD}) vs. V_{DS} . Plot the output resistance r_{ds} , and its first and second derivative as function of V_{SD} .



- $g_{ds} = \partial I_{ds} / \partial V_{ds}$ The output conductance.




- Yellow line: output resistance r_{ds} .
- Red line: first derivative function of V_{DS} .



- Green line: second derivative as function of V_{DS} .


c. Find the intrinsic gain (A_i) and unity-gain frequency (f_t) using AC simulations when


$V_{SD}=2V$ and $V_{SG}=|V_{tp}|+100mV$.



5. pfetmx transistor with $W/L=5\mu/0.5\mu$.


a. $V_{SD}=2V$. Sweep V_{SG} from 0 to 5V, plot I_D and $g_m=dI_D/dV_{SG}$ vs. V_{SG} , and extract V_{tp} , $\mu_p C_{ox}$ and ϑ .






- $V_{th}=0.519V$
- $\mu_n C_{ox}=34.83 \mu A/V$
- $\theta=0.483$


b. $V_{SG}=|V_{tp}|+100mV$. Sweep V_{SD} from 0 to 5V, plot and g_{ds} (dI_D/dV_{SD}) vs. V_{DS} . Plot the output resistance r_{ds} , and its first and second derivative as function of V_{DS} .



- $g_{ds} = \partial I_{ds} / \partial V_{ds}$ The output conductance.





- Red line: output resistance r_{ds} .
- Yellow line: first derivative function of V_{DS} .



- Green line: second derivative as function of VDS.

C. Find the intrinsic gain (A_i) and unity-gain frequency (f_t) using AC simulations when $V_{SD}=2V$ and $V_{SG}=|V_{tp}|+100mV$.





- intrinsic gain (A_i)= 49.877
- f_t =13.182GHz

6. pfetmx transistor with $W/L=5\mu/1\mu$.


a. $V_{SD}=2V$. Sweep V_{SG} from 0 to 5V, plot I_D and $g_m=dI_D/dV_{SG}$ vs. V_{SG} , and extract V_{tp} , $\mu_p C_{ox}$ and ϑ .

schematic




- $V_{th}=0.629V$
- $\mu_n C_{ox}=24.736u/V$
- $\theta=0.318$


b. $V_{SG}=|V_{tp}|+100mV$. Sweep V_{SD} from 0 to 5V, plot and g_{ds} ($\partial I_D/\partial V_{SD}$) vs. V_{DS} . Plot the output resistance r_{ds} , and its first and second derivative as function of V_{SD} .



- $g_{ds} = \partial I_D/\partial V_{DS}$ The output conductance.





- Red line: output resistance r_{ds} .
- Yellow line: first derivative function of VDS.



- Green line: second derivative as function of VDS.

c. Find the intrinsic gain (A_i) and unity-gain frequency (f_t) using AC simulations when $V_{SD}=2V$ and $V_{SG}=|V_{tp}|+100mV$.





Discussion:

When the W/L ratio changes (especially when W increases), the changes in f_t (cutoff frequency) and intrinsic gain are primarily due to variations in key electrical parameters.

When W increases: $g_m = \mu_n C_{ox} \cdot W/L \cdot (V_{gs} - V_t)$, W directly increases g_m , also $f_t = g_m / 2\pi C_{gs}$, W increases will increase the f_t . W directly increases g_m , as it widens the effective channel for carriers to move. C_{gs} is linearly proportional to W , as $C_{gs} = \epsilon_{ox} \cdot (W \cdot L) / t_{ox}$, where ϵ_{ox} is the oxide permittivity gate and t_{ox} is the oxide thickness. As W increases, the capacitance grows, partially offsetting the improvement in g_m .

Intrinsic gain = $g_m / g_{ds} = g_m \cdot r_{ds}$ (when $v_i = 1$), when W increases, the g_m increases. When W/L increases, the increase in I_D is usually smaller compared to the increase in g_m , leading to a reduction in r_{ds} .

Conclusion:

In this lab, we learn how to operate Virtuoso under Cadence to find the basic characteristics of the different parameters of NMOS and PMOS. Just like what the professor mentioned in class, understanding how to identify the basic characteristics of MOS transistors is essential for an engineer.

The difference between the f_{etmx} and f_{etx} , which we use in ECEN 704 VLSI, is the design specifications, electrical characteristics, manufacturing processes, and application scenarios. The "M" might stand for **Metal Gate** or **Model Extension**, indicating that the component is a special specification of an NMOS transistor. It is often used for circuits requiring higher performance, possibly having larger dimensions, higher drive capabilities, or specific metal-gate structures.