

24 Fall ECEN 704: VLSI Circuit Design
Design Post-lab Report

Lab4: Advanced Layout Design Techniques

Name: Yu-Hao Chen

UIN:435009528

Section:601

Professor: Aydin Karsilayan


TA: Troy Buhr

Description:


In this lab, we learned to utilize various layout techniques, including guard rings, I/O pads, and ESD protection. By employing these techniques, we can enhance circuit performance by improving matching, reducing interference from external factors, and providing protection against permanent damage

Design & result


Schematic (without I/O pad)




layout




Layout(PMOS)




Layout(NMOS)



DRC




LVS




I/O pad


I/O pad




I/O pad (n)



I/O pad (p)




DRC





ESD

Adding ESD



layout





DRC

Calibre Interactive - nmDRC v2024.2.29.16 : /disk/amsc/IBM_PD_allore/runset.drc *@n03-posedon.olympus.eca.tamu.edu

File Settings Configurations Help

Rules Inputs Outputs Run Control Search Transcript Files

Run DRC Show RVE

ESD.drc.summary

```
1
2
3 =====
4 == CALIBRE-DRC-H SUMMARY REPORT
5 ==
6 Execution Date/Time: Fri Oct 11 01:41:22 2024
7 Calibre Version: v2024.2.29.16 Thu May 2 07:35
8 Rule File Pathname: _cmhv7sf.drc.cal_
9 Rule File Title:
10 Layout System: GDS
11 Layout Path(s): ESD.calibre.db
12 Layout Primary Cell: ESD
13 Current Directory: /home/grads/f/harrison900531/C
14 User Name: harrison900531
15 Maximum Results/RuleCheck: 1000
16 Maximum Result Vertices: 4096
17 DRC Results Database: ESD.drc.results (ASCII)
18 Layout Depth: ALL
19 Text Depth: PRIMARY
20 Summary Report File: ESD.drc.summary (REPLACE)
21 Geometry Flagging: ACUTE = NO SKEW = NO ANG
22 NONSIMPLE POLYGON = NO NONSIMPL
23 Excluded Cells:
24 CheckText Mapping: COMMENT TEXT + RULE FILE IN
25 Layers: MEMORY-BASED
26 Keep Empty Checks: YES
27
28 --- RUNTIME WARNINGS
```

Filter: Show Unresolved | ESD, 3 Results (in 1 of 2503 Checks)

Check / Cell	Results
Check IL_SOFT_CONN_SUB_DIGITAL_PTAP_EPC	1 2 3

Rule File Pathname: _cmhv7sf.drc.cal_

Soft connection error : ptaps are soft connected to digital substrate (defined by (RLOGIC)) these ptaps are not connected to ground net, by ML/N2/N5/N6.., named "GND"? "VSS"? "sub?"

Calibre Run Completed Successfully -- Results are Valid

LVS

Calibre Interactive - nmLVS v2024.2.29.16 : /disk/amsc/IBM_PD_allore/runset.lvs *@n03-posedon.olympus.eca.tamu.edu

File Settings Configurations Help

Rules Inputs H-Cells Outputs ERC Signatures Run Control Search Transcript Files

Run LVS Show RVE

ESD.lvs.report

```
1
2
3
4 REPORT FILE NAME: ESD.lvs.report
5 LAYOUT NAME: ESD.sp ('ESD')
6 SOURCE NAME: /home/grads/f/harrison900531/L
7 RULE FILE: _cmhv7sf.lvs.cal_
8 CREATION TIME: Fri Oct 11 01:46:53 2024
9 CURRENT DIRECTORY: /home/grads/f/harrison900531
10 USER NAME: harrison900531
11 CALIBRE VERSION: v2024.2.29.16 Thu May 2 07:35
```

OVERALL COMPARISON RESULTS

```
1
2
3 # *****
4 # # *
5 # # CORRECT |
6 # #
7 # *****
```

CELL SUMMARY

Results

- Extraction Results
- Comparison Results
- ERC
- Softch Database
- ERC Results
- Reports
- Extraction Report
- LVS Report
- Rules
- Rules File
- View
- Info
- Finder
- Schematics
- Setup
- Options


Extraction Results

Layout Cell / Warning Type	Count
ESD	1

Cell ESD (1 Extraction Warning)

WARNING: #1 in ESD

WARNING: Stamping conflict in SCONNECT - Multiple source nets stamp one target net. Net VSS is selected for stamping. Rejected nets: 155 156 157



Discussion:

After consulting with the teaching assistant about the dummy transistors in the floor plan, I finally resolved my question regarding the absence of two additional rows of dummy transistors at the top and bottom of the floorplan. While it is generally advantageous to include these two rows, it is not essential in this instance (or in typical scenarios); their necessity arises primarily in high-speed circuit applications.

In this lab, I believe we learned more about how to manage a complex circuit. By separating the circuit into multiple steps, we can check the Design Rule Check (DRC) and Layout Versus Schematic (LVS) for each step before proceeding to the next. This approach ensures that we do not confront the entire, massive problem all at once, making it easier to debug and fix the circuit.

Conclusion:

After completing Lab 4, we learned important layout techniques like ESD protection and guard rings, which enhance circuit performance and reliability. ESD protection helps safeguard components from voltage spikes, preventing damage, while guard rings improve matching and reduce interference from external noise. These techniques make the circuit more robust and less affected by environmental factors, ensuring higher accuracy and long-term durability in various applications.