

24 Fall ECEN 704: VLSI Circuit Design

Design Post-lab Report

Lab9: Two stage OPA

Name: Yu-Hao Chen

UIN:435009528

Section:601

Professor: Aydin Karsilayan


TA: Troy Buhr

Description:


Operational amplifiers (op-amps) are fundamental to analog system design, widely used in both integrated circuit and board-level applications. With their high gain, op-amps play critical roles in systems like filters, regulators, and function generators. They also enable the creation of buffers, logarithmic amplifiers, instrumentation amplifiers, and can even serve as comparators. Understanding op-amp functionality and design is crucial for creating versatile and efficient analog circuits, making them an indispensable tool for engineers in the field.

Design & result

testbench




schematic




ADE XL

Test	Name	Type	Details	EvalType	Plot	Save	Spec	Weight	Units	Digits	Notation	Suffix
common		expr	OS(/OPA0/TN1*"region")	point	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>						
common		expr	OS(/OPA0/TN4*"region")	point	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>						
common		expr	OS(/OPA0/TP1*"region")	point	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>						
common		expr	OS(/OPA0/TN2*"region")	point	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>						
common		expr	OS(/OPA0/TP2*"region")	point	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>						
common	/OPA0/TN4	oppoint	/OPA0/TN4:region	point	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>						
common	/OPA0/TP1	oppoint	/OPA0/TP1:region	point	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>						
common	/OPA0/TN1	oppoint	/OPA0/TN1:region	point	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>						
common	/OPA0/TN2	oppoint	/OPA0/TN2:region	point	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>						
common	/OPA0/TP2	oppoint	/OPA0/TP2:region	point	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>						
common	common_gain	signal	/net7	point	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>						
common	IM3	expr	vh(pss"/net1")	point	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>						
common	IM3(dB)	expr	dB20vh(pss"/net1")	point	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>						
common	power	expr	(S2"/OPA0/DD")*1.8)	point	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>						
common	ACgain_dB	signal	dB20mag(v"/net7"/result"ac")	point	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>						
diff		expr	OS(/OPA0/TN2*"region")	point	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>						
diff		expr	OS(/OPA0/TP2*"region")	point	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>						
diff	/OPA0/TN2	oppoint	/OPA0/TN2:region	point	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>						
diff	/OPA0/TP2	oppoint	/OPA0/TP2:region	point	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>						
diff		signal	/net7	point	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>						
diff	CMRR	expr	(calcVal("diff_gain_dB"/diff1)-c...)	point	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>						
diff	diff_gain_dB	expr	dB20mag(v"/net7"/result"ac")	point	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>						


Common-mode DC operation offset point range




Different-mode range




Open-loop Gain fp1 GBW PM





Loop-gain GBW PM




power




SR



PSS output swing




Noise




Third-order Intermodulation product (IM3)




PSRR+



PSRR-



layout



DRC

Virtuoso Layout Suite L: Editing: lab9 two_stage_OPA layout@n01-zeus.olympus.ece.tamu.edu

Launch File Edit View Create Verify Connectivity Options Tools Window Calibre IBM_PDK Help

File Settings Configurations Help

Rules
Inputs
Outputs
Run Control
Search
Transcript
Files

two_stage_OPA.drc.summary

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28

=====

===== CALIBRE: DRC-H SUMMARY REPORT =====

Execution Date/Time: Wed Nov 20 19:32:27 2024
Calibre Version: v2024.2_29.16 Thu May 2 07:35:42 PDT 2024
Rule File Pathname: _cmhv7sf.drc.cal_
Rule File Title:
Layout System: GDS
Layout Path(s): two_stage_OPA.calibre.db
Layout Primary Cell: two_stage_OPA
Current Directory: /home/grads/h/harrison900531/CAL
User Name: harrison900531
Maximum Results/RuleCheck: 1000
Maximum Result Vertices: 4096
DRC Results Database: two_stage_OPA.drc.results (ASCII)
Layout Depth: ALL
Text Depth: PRIMARY
Summary Report File: two_stage_OPA.drc.summary (REPLACE)
Geometry Flagging: ACUTE = NO SKEW = NO ANGLED = NO OFFGRID = NO
NONSIMPLE POLYGON = NO NONSIMPLE PATH = NO
Excluded Cells:
CheckText Mapping: COMMENT TEXT + RULE FILE INFORMATION
Layers: MEMORY-BASED
Keep Empty Checks: YES
--- RUNTIME WARNINGS

Run DRC
Show RVE

Calibre - RVE v2024.2_29.16: two_stage_OPA.drc.results

File View Highlight Tools Window Setup Help



Filter: Show Unresolved * No Results Found

Check / Cell Results


Calibre Run Completed Successfully -- Results are Valid

45) Point at the first corner of the rectangle:



LVS




Corner (postlayout)



Monte





Discussion:

I modified the M8 by increasing the W of it to get higher Av on the second stage also I

think increasing the W will make the output swing larger because of the $veff_8 = \sqrt{\frac{I_{tail}}{K P_p \left(\frac{W}{L}\right)_{5,6}}}$ and increasing W means smaller $veff$ for $VDD - veff$. Also increasing M1 and M2 will have the same effect for VCM.

When I plotted the Vd region for the output swing, I discovered that 0 is still within the region. Initially, I thought that 0 indicated VCM, which involves adding 0+ and 0- on the differential side, suggesting that only a DC voltage is applied. This would imply that the

output might resemble a DC offset point. However, according to the plot, there are still some signals (V_d) being amplified and added to the output side. I later consulted with TA, who explained that although V_d is 0, there are still some offset voltages present in the circuit. This means that it does not behave as if $V_d = 0$, which is why the output is not purely DC.

When I attempted to use the `calcVal` function to plot the Common-Mode Rejection Ratio (CMRR), I initially encountered difficulties because I was using the signal instead of the expression within the `calcVal` function. The correct approach is to utilize the expression within the `calcVal` to ensure the function operates correctly. To conduct the Monte Carlo simulation, I must first run the ADE XL to obtain at least one result for the random simulation.

In this lab, we got a large C on the output. I think when the Miller capacitor being split into two sides, the output node experiences a minor effect from the Miller capacitor while still having a large load capacitance (C_L). This situation could cause the two poles to become close. One potential solution is to use a current mirror operational amplifier (OPA) to separate the two poles more effectively, or to add a resistor (R) with (C_c) and introduce a zero (W_z) to make phase margin better.

Conclusion:

After completing Lab 9, we have gained a deeper understanding of the functionality and versatility of operational amplifiers in analog system design. By exploring their applications in systems such as filters, regulators, and amplifiers, as well as their role as comparators, we have reinforced the importance of op-amps as essential components in both integrated circuits and board-level designs. We have learned many new methods for measurement, such as output swing, noise analysis, and various simulation techniques. All of these factors will be important when analyzing a circuit or working on the final project.