

24 Fall ECEN 704: VLSI Circuit Design

Design Post-lab Report

Lab6: Differential Pairs

Name: Yu-Hao Chen

UIN:435009528

Section:601

Professor: Aydin Karsilayan

TA: Troy Buhr


Description:


In this lab, we learn to make differential pairs. A **differential pair** is a key building block in analog circuits, commonly used in amplifiers, comparators, and operational amplifiers. It consists of two transistors with shared current and complementary inputs, allowing the circuit to amplify the difference between two input signals while rejecting common-mode noise. This makes differential pairs ideal for noise-immune applications in both analog and mixed-signal designs.

Design & result


1. Design the simple differential amplifier to obtain the following specifications:

Slew Rate	$> 10 \text{ V}/\mu\text{s}$
Gain-Bandwidth Product	$> 5 \text{ MHz}$
Common-mode Input Voltage Range	$> 0.5 \text{ V}$
Power Supply	$V_{DD} = -V_{SS} = 0.9 \text{ V}$
Load Capacitance	10 pF






Common-mode range $V_{in}(CM)$




- Red line: TN1 (V_o)
- Yellow line: TN2 (bottom right MOS)

Differential-mode gain & Common-mode gain & CMRR




- Red line: Common-mode gain A_c
- Brown line: Common-mode gain A_d
- Green line: CMRR (dB)


GBW & Dominant pole f_{p1}




Slew rate




Floor Plan




layout



DRC




LVS




2. Design the differential amplifier with cascode current mirrors

Slew Rate	$> 10 \text{ V}/\mu\text{s}$
Gain-Bandwidth Product	$> 5 \text{ MHz}$
CMRR	$> 60 \text{ dB}$
Power Supply	$V_{DD} = -V_{SS} = 0.9 \text{ V}$
Load Capacitance	10 pF


schematic



testbench




Common-mode range $V_{in}(CM)$




- Red line: TN1 (Vo)
- Yellow line: TN2 (bellow Vo)
- Green line: TN3 (bellow TN2)
- Bright Blue line: TP1 (above Vo)
- Blue line: TP3 (above TP1)

Differential-mode gain & Common-mode gain & CMRR




- **Brown line:** Common-mode gain A_c
- **Red line:** Common-mode gain A_d
- **Green line:** CMRR (dB)

GBW & Dominant pole f_{p1}




- M10: Dominant pole f_{p1}
- M7: GBW


Slew rate




Floor Plan




layout



DRC



LVS



A_c is not exactly zero, it is still a small value compared to the differential gain (A_d), allowing us to ignore or nearly neglect the impact of A_c , which is the noise effect.

Conclusion:

After completing Lab 6, we learned how to design a simple differential amplifier and a differential amplifier with cascode current mirrors. Although there are many factors to consider, we can still obtain an estimated value and fix one factor, using simulation to determine the other factors, ensuring that they all meet the requirements. It is important for us to know how to use and design differential pairs because of their ability to eliminate noise at the input.