

24 Fall ECEN 704: VLSI Circuit Design

Design Post-lab Report

Lab3: Layout Design Techniques

Name: Yu-Hao Chen

UIN:435009528

Section:601

Professor: Aydin Karsilayan


TA: Troy Buhr


Description:

In this lab, we learn to make a current mirror using layout techniques of matched transistors, also using the layout techniques to make resistors and capacitors. By the floor plan design in pre-lab 3, we can draw the layout of the schematic with common centroid.


Design & result

1. Simple current mirror






DRC




LVS




2. MOM capacitor array


schematic




Floor plan (common centroid)




Layout (common centroid)



DRC




LVS




3. Matched polysilicon (oprppressx) resistors


Schematic




Floor plan



Layout



DRC



LVS

