

# 24 Fall ECEN 704: VLSI Circuit Design

## Design Pre-lab Report

### Lab3: Layout Design Techniques

Name: Yu-Hao Chen


UIN:435009528

Section:601

Professor: Aydin Karsilayan

TA: Troy Buhr


The dimensions of a transistor refer to the physical sizes of its key structural elements. According to this definition, I think the minimum dimension of a transistor is determined by the  $\lambda$  rule mentioned by the professor in the lecture. Typically, the minimum dimension is  $2\lambda$ . For example, in the 180nm process, the length (L) of the gate will be  $2\lambda = 180\text{nm}$ .



- During fabrication, variations can occur due to reasons like equipment limitations, temperature fluctuations, and material. Using slightly larger size can mitigate these affects and make the performance more predictable.
- Using the absolute minimum channel length increases short-channel effects, leading to issues like leakage currents and lower threshold voltages.
- Also in smaller devices, hot carrier effects will also cause the shift of  $V_t$ .

2. Draw a common-centroid layout of a simple current mirror with equal size transistors of  $L = 180\text{nm}$  and  $W = 16\text{ }\mu\text{m}$ . Use a finger width of  $500\text{ nm}$  for each transistor segment. Remember to draw the drain, source, gate and bulk connections. Use dummy transistors and all other good layout techniques learned in the lab. Include a floor plan.



2.




finger  $w = 0.5 \mu m$

$$\frac{\text{Total } 16 \mu m}{0.5 \mu m} = 32 \quad 32 \times 2 \text{ current mirror} = 64$$

getting best common-centroid layout  $\rightarrow 8 \times 8$




(a)




(b)

better



(a)




(b)

3. Design a common-centroid layout for a MOM capacitor array. The capacitors have a ratio of 1.3:1. The capacitor array should consist of eight unit capacitors (i.e.  $C_1 = C_2 = 4$ ) and one non-unit capacitor. Determine the form of the common-centroid layout and interconnect the capacitors. Each unit capacitance should have a separate top and bottom plate. Do not use a common bottom plate. Use the techniques described in the lab manual to give good matching. Also, give the size of the non-unit capacitor. The unit capacitor is  $10.56 \mu\text{m} \times 10.56 \mu\text{m}$  ( $W \times L$ ).

$$3. \quad \frac{C_1}{C_2} = \frac{1}{1.3} = \frac{I_1 C_u}{I_2 C_u + N C_u} \Rightarrow \frac{4 C_u}{4 C_u + N C_u}$$

$$4 C_u + N C_u = 5.2 C_u \quad N = 1.2$$

$$\text{non-unit } C \begin{cases} L_{nu} = L_0 (N + \sqrt{N(N-1)}) = 10.56 (1.2 + \sqrt{1.2 \times 0.2}) \\ = 17.845 \mu\text{m} \\ W_{nu} = N \frac{L_0^2}{L_{nu}} = 1.2 \frac{(10.56 \mu\text{m})^2}{17.845} = 7.498 \mu\text{m} \end{cases}$$



4. Design two matched polysilicon (oprppresx) resistors to realize a total resistance of  $12 \text{ k}\Omega$  each. Remember to account for contact resistance. Determine the approximate length and width of the diffusion. Use an interdigitized layout with four resistance segments for each resistor. Use good layout techniques.

$$4. \quad \text{total} = 12 \text{ k}\Omega / 4 \quad \text{each} = 3 \text{ k}\Omega$$

$$R_{\text{nom}} = R_s \times \frac{L}{W} + 2 \frac{R_{\text{con}}}{W} \Rightarrow 3 = 0.165 \times \frac{L}{W} + 2 \times \frac{0.015}{W}$$

$$3W = 0.165 \times L + 0.03 \quad \text{When } W = 1.8 (\mu\text{m}) \quad L = 32.54 (\mu\text{m})$$

(10 times  $180 \text{ nm}$ )

