

25 Spring ECEN 720: High-Speed Links: Circuits and
Systems Post-lab Report

Lab4: Receiver Circuits

Name: Yu-Hao Chen

UIN:435009528

Section:700

Professor: Sam Palermo

TA: Srujan Kumar Kaile

Questions


1. High-Speed Comparator Design. This problem involves the design of four different high-speed comparators to meet the following specifications:

- clk \rightarrow Dout delay ≤ 150 ps with a 10mV static differential input voltage ($D_{in+} - D_{in-}$) at a common mode voltage of 80% VDD. Measure delay from when the clock is at 50% VDD to Dout+ is at 50% VDD for an output rising transition. Please refer to Figure 18 in the Appendix.
- Clock frequency = 3GHz. Use at least one inverter-based buffer to clock your circuit for realistic clock waveforms.
- Load capacitance on Dout+ and Dout- is 10fF.
- Input referred offset $\sigma \leq 10$ mV. Here you can optimistically assume that the input referred offset is just due to the input differential pair V_t (threshold voltage) mismatch and use the mismatch equation given in the notes, i.e., no need to run Monte Carlo simulations (although if you have access to a PDK that includes accurate statistical models of the CMOS devices you are encouraged to use Monte Carlo analysis).
- Optimize the design for power consumption, i.e., don't overdesign the comparator for a super small delay. Try to minimize total capacitance while still meeting the ≤ 150 ps delay and $\sigma_{\text{offset}} \leq 10$ mV offset specifications.

The comparators should realize a flip-flop function.

- As shown in Figure 10, for the Strong-Arm type latches (1, 3, and 4) follow it with the optimized SR-latch shown in Figure 11. For more details on the optimized SR latch, refer to [8]. Note: for architecture (3) you will need to modify this optimized SR-latch – as the sense-amp pre-charges to GND (vs. VDD in 1 & 4).
- To realize a CML flip-flop with architecture (2), simply cascade two CML latches to realize a master-slave flip-flop

a. Conventional Strong-Arm Latch. For an example schematic, refer to Figure 3(a). Feel free to change the pre-charge transistors configuration.



DFF Relalization










Figure 11 Optimized SR Latch [8]

Design Variables



	Name	Value
1	W_buffer	2u
2	invW	120n
3	frequ	3G
4	VDD	1.2
5	W1	10u
6	W2	2u
7	W3	4u
8	W4	4u
9	W5	4u
10	WNL	2u
11	WNs	120n
12	WPL	4u
13	WPs	240n






Delay: 141ps


b. CML Latch. For an example schematic, refer to Figure 3(b).




Design Variables


Name	Value
1 R	5K
2 Vbias	900m
3 W_buffer	2u
4 frequ	3G
5 VDD	1.2
6 W_inv	2u
7 W1	1u
8 W2	8u
9 W_tail	4u








c. Schinkel Low-Voltage Latch. For an example schematic, refer to Figure 2 in [6].










	Name	Value
1	W_buffer	40u
2	Wns	100n
3	WpL	4u
4	Wps	200n
5	WnL	8u
6	frequ	3G
7	VDD	1.2
8	W_inv	4u
9	Wp_ch	20u
10	Wn_out	30u
11	Wn	20u
12	Wn_in	20u
13	Wp	20u
14	Wp_tail	40u
15	Wn_tail	40u





d. Goll Low-Voltage Latch. For an example schematic, refer to Figure 2 in [7].





Delay time: 141.543ps



2. High-Speed Comparator Characterization. Please simulate all four comparators and produce the following using 500MHz (or less if necessary) clock signal:




a. Plot comparator delay vs. VDD for VDD varying from 50% of nominal VDD to 100% VDD. For this keep the input common mode equal to 80% of the supply, i.e., sweep the input common-mode along with the supply. Also scale the clock input signal level with VDD.




b. Plot comparator power vs. VDD in a similar manner.




c. Generate the comparator Impulse Sensitivity Function (ISF) at the nominal VDD, 80%VDD, and 60%VDD (3 curves). Again, track the input common-mode with VDD (for more details refer to [2]). For the ISF-based characterization use an input differential step of 50mV, i.e., $V_{CM} \pm 25mV$ for the differential input signals. Report the comparator aperture time, by measuring the 10%-90% "rise-time" based on the simulation results. Please refer to [9] for the aperture time measurement.



d. Compare the design of these four latches (you can refer to [2]).














(a) Strong-Arm	Classic design, no static power, simple structure	High speed, but better at higher supply voltages	Extremely low (no DC consumption)	Flash ADC, general high-speed comparators
(b) CML Latch	Current-mode switching, small output swing	Ultra-high speed (10–40+ Gb/s)	Has static current, relatively high power	High-speed SerDes, backplane links, ultra-high-speed I/O
(c) Schinkel Low-Voltage	Modified Strong-Arm, fewer stacked transistors, suited for low voltage	Relatively fast, outperforms standard SA at the same supply voltage	No static current, moderate power	Low-voltage high-speed applications (UDSM CMOS)
(d) Goll Low-Voltage	Extends SA design by	High (0.6–5 GHz)	No static current	High-speed, low-voltage

	adding P4/P5 for feedback acceleration			comparators in UDSM CMOS
--	--	--	--	--------------------------------

3. Link Verification. The designed comparator can be considered as a basic receiver. Build a 6Gb/s link system by using the transmitter designed either in voltage mode or current mode and the comparator which you've chosen for the best performance. Please refer to Figure 12 for the full test circuit. Use 50Ω transmission line with 1ns delay. Add 200fF parasitic caps at the output of your transmitter and input of the receiver. Feel free to choose the best termination and coupling schemes.

- Show the circuit schematic including coupling and termination.
- Explain your choice of coupling and termination schemes.
- Please show simulation results and eye diagrams that verify the link functionality and performance.

