## 25 Spring ECEN 720: High-Speed Links: Circuits and Systems Pre-lab Report

Lab3: Transmitter Circuits

Name: Yu-Hao Chen

UIN:435009528

Section:700

Professor: Sam Palermo

TA: Srujan Kumar Kaile

a. Figure 8. The easiest way to do this is to run a DC sweep with  $|V_{GS}|$  varying from 0 to VDD and plot the following equation.

$$f_{\rm T} = \frac{g_{\rm m}}{2\pi C_{\rm gg}} \tag{1}$$

Where  $C_{\rm gg}$  is the total gate capacitance. Comment on the results. For the  $f_{\rm T}$  plot versus  $|{\rm V_{GS}}|$ , use a linear scale for both axes. For the  $f_{\rm T}$  plot versus  $|{\rm I_{DS}}|$ , use a log scale for the x-axis (current) and a linear scale for the y-axis (frequency). Discuss how this characterization data impacts the design of high-speed circuits.






Figure 8 (a) NMOS f<sub>T</sub> Test Circuit

(b) PMOS f<sub>T</sub> Test Circuit






b. Find the FO4 inverter delay. The bit-rate of transmitters is often limited by the bandwidth of clock buffering. For minimum propagation delay to drive a given capacitive load, a fan-out of four inverter buffer chain (FO4 inverter delay) is often used [5]. Refer to the instructions on how to use the default 90nm CMOS technology models for more details on how to setup the test circuit. For the inverters use minimum channel length and an NMOS unit finger width of  $1\mu m$ . Size the PMOS/NMOS ratio of the inverter for equal rise and fall delays, measured from 50% of the input to 50% of the output. However, don't exceed a PMOS/NMOS ratio of 3, i.e., if the simulations show that a ratio greater than 3 is required for equal delay then just use 3 and accept the slight delay difference.


Sweep the supply voltage (VDD) from 0.7V to 1.2V with 50mV step size in order to include FO4 delay [ps] vs. VDD [V].

For the design of half-rate TX architecture, find optimal VDD for maximizing power efficiency at 5Gb/s data rate.

$$clk_{in}$$
 $t_{FO4}$ 
 $t_{Ax}$ 
 $t_{Ax}$ 

Figure 9 FO4 Delay Test Circuit





Finding the best operation point by power \* FO4 (which is 0.9v)