```
//TO DO : On consecutive clk-posedges drive each of the packet's pkt.data on htax_tx_intf.tx_data
//TO DO : Assign htax_tx_intf.tx_sot to zero after first cycle
//TO DO : Assign htax_tx_intf.tx_release_gnt for one clock cycle when driving second last data packet
//TO DO : Assert htax_tx_intf.tx_eot for one clock cycle when driving last data packet
for(int i = 1; i < pkt.length; i+i+) begin //TO DO : Replace XXX and YYY with appropriate values for a packet
@(posedge htax_tx_intf.tx_data = pkt.data[i];
// Drive current data packet
htax_tx_intf.tx_sot = 'b0;
// Reset tx_sot after first cycle
if(i==1)
// Reset tx_sot after first cycle
if(i==)
// Assert tx_release_gnt on second last data cycle
if(i==pkt.length-2)
// Assert tx_release_gnt = 'b0;
// Assert tx_eot on last data cycle
if(i=pkt.length-1)
// Assert tx_eot on last data cycle
if(i=pkt.length-1)
// Assert tx_eot = 'b0;
else
//TO DO : Assign htax_tx_intf.tx_data to X and htax_tx_intf.tx_eot to zero
@(posedge htax_tx_intf.tx_data = 'x;
htax_tx_intf.tx_data = 'x;
htax_tx_intf.tx_eot = 'b0;

'uvm_info (get_type_name(), $sformatf("Ended Driving Data Packet to DUT"), UVM_NONE)
endtask : drive_thru_dut
```

\*

\*

```
--- UVM Report Summary ---
** Report counts by severity
UVM_INFO: 42
UVM_WARNING: 0
UVM_ERROR: 0
UVM_FATAL: 0
** Report counts by id
[RNTST]
[TEST_DONE]
[TOP]
[UVMTOP]
$finish:
xcelium> exit
coverage setup:
                 ./cov_work
top(top)
  workdir :
  dutinst
  scope
                 scope
  testname :
                 test
coverage files:
                    data): ./cov_work/scope/icc_1cfdfc8b_4389b1cd.ucm (reused)
: ./cov_work/scope/test/icc_1cfdfc8b_4389b1cd.ucd
22.03-s012: Exiting on Nov 03, 2024 at 13:34:31 CST (total: 00:00:03)
  model(design data) :
  data
T00L:
```

\*


```
htax_packet_c
                                                                             @6393
eq
delay
                                                                             h9
h0
h2
                                             integral
                                                                    32
 dest_port
                                             integral
                                                                    32
                                                                    2
32
33
                                             integral
 length
                                             integral
                                                                             'h21
                                             da(integral)
 data
                                                                    64
64
64
                                                                             h77ccbfc7098f2f32
                                             integral
                                             integral
                                                                            h14286bcac537e62b
he0423c62b3cd1e5d
                                             integral integral
                                                                    64
64
                                                                             hab2405b4d9c47248
                                             integral
                                                                             h6769fbc443edfee5
                                                                   64
64
64
64
64
64
32
17
54
                                                                             h76a973390d7e8d48
                                             integral
                                                                             'h1a5f97156b32a728
'h3ce323f6e8536e9
                                             integral integral
                                                                             'h133c872a769e1887
'h8cf250dfc03281ba
                                             integral
                                             integral
 begin_time
                                             time
                                             int
string
                                                                             ' d2
                                                                            us simple_random_seq uvm_test_top.tb.tx_port[1].sequencer.simple_random_seq uvm_test_top.tb.tx_port[1].sequencer
 parent sequence (name)
parent sequence (full name)
 sequencer
                                             string
```

Name	Туре	Size	Value	
htax_tx_mon_packet_c dest_port	integral	- 32	@4568 'h0	
data	da(integral)	33	-	
[0]	integral	64	'h77ccbfc7098f2f32	
[1]	integral	64	'h14286bcac537e62b	
[2]	integral	64	he0423c62b3cd1e5d	
[3]	integral	64	hab2405b4d9c47248	
[4]	integral	64	'h6769fbc443edfee5	
[28]	integral	64	'h76a973390d7e8d48	
[29]	integral	64	'h1a5f97156b32a728	
[30]	integral	64	'h3ce323f6e8536e9	
[31] [32]	integral integral 	64 64	'h133c872a769e1887 'h8cf250dfc03281ba	

\*

Name	Туре	Size	Value
htax_tx_mon_packet_c dest_port data [0] [1] [2] [3] [4]	htax_tx_mon_packet_c integral da(integral) integral integral integral integral integral integral integral	32 49 64 64 64 64 64	
[44] [45] [46] [47] [48]	integral integral integral integral integral integral	64 64 64 64 64	hb6b20ae4284ce242 h9d55ad57d2ad3c28 h8a5a24445d994829 hae0b7a116beeeaf3 hc17587c6f303de12

\*



\*



