```
Quick connect...

| A sympus see tamuse to floating of the sympus see that see the sympus seed of the sympus
```

The bug "TIMEOUT rx_eot did not occur within 1000 cycles after rx_sot"happen" when testing the "short pkt"

(xrun -f run.f +UVM TESTNAME=short packet test)

```
class short_packet_vsequence extends htax_base_vseq;

um_opject_utlis(short_packet_vsequence)

htax_packet_c req0,req1,req2,req3;

function new (string name = "random_vsequence");
    super.new(name);
    super.new(name);
    endfunction : new

task body();

// Exectuing 10 TXNs on ports {0,1,2,3} randomly
    repeat(200) begin
    fork
    begin

um_info(get_type_name(), "Starting test on port 0", UVM_NONE)

uvm_do_on_with(req0,p_sequencer.htax_seqr[0], {req0.dest_port == 0; req0.length ==10; req0.delay ==4;})

end

begin

'uvm_do_on_with(req1,p_sequencer.htax_seqr[1], {req1.dest_port == 1; req1.length ==10; req1.delay ==4;})

end

begin

'uvm_info(get_type_name(), "Starting test on port 1", UVM_NONE)

'uvm_do_on_with(req1,p_sequencer.htax_seqr[1], {req1.dest_port == 1; req1.length ==10; req2.delay ==4;})

end

begin

'uvm_info(get_type_name(), "Starting test on port 2", UVM_NONE)

'uvm_do_on_with(req2,p_sequencer.htax_seqr[2], {req2.dest_port == 2; req2.length ==10; req2.delay ==4;})

end

begin

'uvm_info(get_type_name(), "Starting test on port 3", UVM_NONE)

'uvm_do_on_with(req2,p_sequencer.htax_seqr[2], {req2.dest_port == 2; req2.length ==10; req2.delay ==4;})

end

begin


'uvm_do_on_with(req3,p_sequencer.htax_seqr[3], {req3.dest_port == 3; req3.length ==10; req3.delay ==4;})

end

begin

'uvm_do_on_with(req3,p_sequencer.htax_seqr[3], {req3.dest_port == 3; req3.length ==10; req3.delay ==4;})

end
```



rx_eot is never received

- The bug occurred when tx_eot was set for all destination ports, particularly during a fork-join operation. Tracing eot_in to htax_output_data_mux showed that when all tx_eot were asserted, eot_in became 4'b1111. This caused selected_eot (linked to rx_eot) to be set to 0, triggering an assertion failure at the rx_interface.
- Correcting

```
TIIDAL [MOL LOVI2-T'6]
input wire [(VC*NUM_PORTS)-1:0] sot_in,
output reg [WIDTH-1:0] data_out,
                   eot out,
output reg [VC-1:0]
                         sot_out
                       any_gnt_reg;
reg [NUM_PORTS-1:0] inport_sel_reg;
reg [VC-1:0]selected_sot;
            selected_eot;
always @( * )
    (* full_case *) (* parallel_case *)
    casex (inport_sel)
        4'b1xxx: selected_sot = sot_in[((4*VC)-1):(3*VC)];
4'bx1xx: selected_sot = sot_in[((3*VC)-1):(2*VC)];
        4'bxx1x: selected_sot = sot_in[((2*VC)-1):(1*VC)];
        4'bxxx1: selected_sot = sot_in[((1*VC)-1):(0*VC)];
end
assign selected_eot = |(eot_in & inport_sel_reg);
`ifdef ASYNC_RES
always @(posedge clk or negedge res_n) `else
always @(posedge clk) `endif
if (!res_n) begin
  inport_sel_reg <= {NUM_PORTS{1'b0}};</pre>
  any_gnt_reg <= 0;</pre>
```

