

25 Spring ECEN 607: Advanced Analog Circuit Tech
Design Post-lab Report

Lab4: Op Amp Design - I

Name: Yu-Hao Chen

UIN:435009528

Section:601

Professor: Jose Silva-Martinez

TA: Yoon, Sung J




Figure 2-2: Telescopic single stage amplifier

$V_{DD}-V_{SS}$	5.5 V
A_{v0}	> 70 dB
GBW	> 2 MHz
PM	> 45°
Output Swing @ gain>40dB	> 0.8 V
C_L	2 pF
R_L	100kΩ
Power Dissipated	< 300 μW
Input referred noise (10 Hz – 2 MHz)	< 30 μVrms






Figure 2-2: Telescopic single stage amplifier

Table 2-2: Design specifications



$$I_{\max} = 54.5 \mu A$$

$$I_{d2 \max} = 27.25 \mu A$$

$$\text{Set } I_{d2} = 26 \mu A$$

$$GBW = \frac{gm_2}{2\pi CL} > 2M$$

$$\uparrow \frac{gm_2}{I_{d2}} = 16 \uparrow \quad gm_2 = 25.12 \mu \quad gm_2 = 25.12 \mu \quad gm_2 = 25.12 \mu$$

$$w_2 = 82.92 \mu \quad w_4 = 24.07 \mu \quad w_5 = 121.49 \mu \quad w_9 = 48.14 \mu$$

$$\frac{gm}{ID} = 10$$

$$I_{d2} = 26 \mu A$$

$$I_{d2} = 26 \mu A$$

$$I_{d2} = 26 \mu A$$

$$I_{d2} = 26 \mu A$$

$$I_{d2} = 26 \mu A$$

$$I_{d2} = 26 \mu A$$

$$I_{d2} = 26 \mu A$$

$$I_{d2} = 26 \mu A$$




$$I_{d2} = 26 \mu A$$

$$I_{d2} = 26 \mu A$$


$$I_{d2} = 26 \mu A$$

$$I_{d2} = 26 \mu A$$

$$I_{d2} = 26 \mu A$$




NFETMX current density (L=1.4u)




PFETMX current density (L=1.4u)


1. Simulate the circuit from the prelab and adjust the transistor sizes accordingly until all specifications are met. Provide necessary plots such that you clearly show the specs are met. The output swing specification should be tested with a transient simulation.




Vcm (Vin Dc operation) range




DC gain= 82dB & GBW= 30.19M Hz




$V_o = 0.4 - 0.4 \sin$, $/AV = 13.172k$, $V_i = 30.387u$ @1k




Output swing



PM= 56.11 deg







Power Dissipated= 293uW




Input referred noise

test	noise	34.64u			
test	DCgain(dB)	82.86			
test	GBW	38.17M			
test	PM	54.48			

- Run a statistical simulation (Monte Carlos) and provide the worst-case DC Gain, GBW, Phase Margin and input referred noise. You do not have to adjust the design if the specs are not met. Comment the results.



- Configure a unity-gain buffer and apply a differential pulse of 1 KHz, 0.4 Vpp. Show the screen shots and provide comments on the step response; 30% and 1% settling time? Ringing? Comment on the results.



30% settling time = $V_o \cdot 0.3$

- Provide a comparison table of hand-calculated vs. final transistor sizes including the required specs vs. simulated specs.

Pre (including RL 100k)	Post (without RL 100k)	Spec
M1&M2: 6.28m/1.4u	M1&M2: 220u/1.4u	Av0: 82.86dB
M3&M4: 1.82m/1.4u	M3&M4: 24.07u/1.4u	GBW: 38.17M
M5: 9.2m/1.4u	M5: 121.49u/1.4u	PM: 55.48
M6&M7: 9.2m/1.4u	M6&M7: 121.49u/1.4u	Noise: 34.64u
M9: 1.82m/1.4u	M9: 48.14u/1.4u	Swing:
		Power: 293.7uW

5. Conclusion

The **Cascode NFETMX Amplifier** is a high-gain, high-bandwidth design widely used in analog circuits due to its superior performance in voltage gain, output impedance, and frequency response. It combines a **common-source (CS)** stage with a **common-gate (CG)** configuration, leveraging the strengths of both configurations. Just as the usual amplifier, for the low noise we need to increase the I_d and G_m of the input stage. The stability will be stable compare to other amplifier because the dominant pole at output is dominate by C_L which is large than pole2 ($C_{gs} C_{gd} \dots$), so the two will be separate widely.