

25 Spring ECEN 720: High-Speed Links: Circuits and
Systems Post-lab Report

Lab5: Equalization Circuits

Name: Yu-Hao Chen

UIN:435009528


Section:700


Professor: Sam Palermo

TA: Srujan Kumar Kaile


1. TX FIR Equalization. This problem investigates TX FIR equalization using the 12" Backplane channel "peters_01_0605_B12_thru.s4p" from course website. For parts (a) and (b), use the example MATLAB code "channel_data_pulse_pda.m" and produce the following 2 graphs:

a) Peak-Distortion Eye Height versus FIR tap number at 4G, 8G, and 16Gbps (3 lines). For the tap numbers, use 1-tap (no equalization), 2-tap (1-post), 3-tap (1-pre and 1-post), and 4-tap (1-pre, 2-post). Don't restrict the TX equalizer resolution for this graph.







pda_eye_height =
0.0302
8G-1tap (No equ)




pda_eye_height =
0.2241
8G-2tap (1post)




pda_eye_height =
0.2241
8G-3tap (1pre&1post)





pda_eye_height =
0.2241
8G-4tap (1pre&2post)









pda_eye_height =
-0.3689




pda_eye_height =
0.0183



b) 8Gb/s Peak-Distortion Eye Height versus Equalizer Resolution with 2, 3, and 4-tap equalization (3-lines). For the tap resolution sweep, use 3, 4, 5, 6 bits, and also include the infinite resolution data. Note: The above MATLAB code also requires the “tx_eq.m” function. Also, this MATLAB code is only a reference code. Feel free to modify and improve upon the code as you wish.


<div><p>12" BP 8Gb/s 0.5V Pulse Response</p><p>pda_eye_height =</p><p>0.2241</p><p>8G 2tap (1post) 3bit resolution</p></div>	<div><p>12" BP 8Gb/s 0.5V Puls</p><p>pda_eye_height =</p><p>0.2190</p><p>8G 2tap (1post) 4bit resolution</p></div>
<div><p>12" BP 8Gb/s 0.5V Puls</p><p>pda_eye_height =</p><p>0.2165</p><p>8G 2tap (1post) 5bit resolution</p></div>	<div><p>12" BP 8Gb/s 0.5V Puls</p><p>pda_eye_height =</p><p>0.2199</p><p>8G 2tap (1post) 6bit resolution</p></div>
<div><p>12" BP 8Gb/s 0.5V Puls</p><p>pda_eye_height =</p><p>0.2241</p><p>8G 3tap (1post 1pre) 3bit resolution</p></div>	<div><p>12" BP 8Gb/s 0.5V Puls</p><p>pda_eye_height =</p><p>0.2010</p><p>8G 3tap (1post 1pre) 4bit resolution</p></div>



pda_eye_height =

0.2129


8G 3tap (1post 1pre) 5bit resolution



pda_eye_height =

0.2129


8G 3tap (1post 1pre) 6bit resolution



pda_eye_height =

0.2241


8G 4tap (2post 1pre) 3bit resolution



pda_eye_height =

0.2010


8G 4tap (2post 1pre) 4bit resolution



pda_eye_height =

0.2129


8G 4tap (2post 1pre) 5bit resolution



pda_eye_height =

0.2105

8G 4tap (2post 1pre) 6bit resolution



c) Design an 8Gb/s TX Driver with Equalization [4]. Modify one of your drivers from Lab3 to include FIR equalization.


i. The maximum output voltage swing can be anywhere from 300mVppd (min.) to 1Vppd (max.). This gives you the flexibility to choose whichever driver you wish – from low-swing voltage-mode to current-mode.

ii. Use the results from part (a) and (b) to justify your tap number and resolution.

iii. Include two 8Gb/s PRBS eye diagrams – one without equalization (all weight on main cursor) and one with the proper equalization taps enabled. Import the s parameter file into your Cadence simulation to produce the eye diagrams. Make sure the channel is properly terminated at both ends. Note, as you will have some additional driver capacitance, the equalization taps may change slightly.

iv. The driver and at least one pre-driver stage should be full-transistor level design. The other blocks (PRBS, delay elements, etc) can be macro-models.

v. Report transmitter power consumption, power efficiency (mW/Gb/s), and 8Gb/s eye height and width.



sec (b) ADE L (3) - lab5 TXFIR schematic@n01-zeus.olympus.ece.tamu.edu

Launch Session Setup Analyses Variables Outputs Simulation Results Tools Help **cadence**

27

Design Variables

Name	Value
1 VDD	1.2
2 DD	1.2
3 equ	8G
4 31	0
5 32	21m
6 33	9m
7 /n	50u
8 /p	100u

Analyses

Type	Enable	Arguments
1 tran	<input checked="" type="checkbox"/>	0 10n


Outputs

Name/Signal/Expr	Value	Plot	Save	Save Option
1 net7		<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	allv
2 Cursor		<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	allv
3 Post_cursor		<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	allv
4 Pre_cursor		<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	allv
5 Cursor_buffer		<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	allv
6 Vout+		<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	allv

Plot after simulation: Auto Plotting mode: Replace


> Results in ...harrison900531/cadence/simulatio

11(22) Netlist and Run Status: Ready T=27 C Simulator: spectre aps State: 0324





2. RX CTLE Equalization. Design an 8Gb/s active CTLE to meet the following specifications:

a) Min peak gain at Nyquist (4GHz) of 6dB




b) Zero frequency tunable from a minimum range of 500MHz to 1GHz








c) Minimum tunable peaking (magnitude difference between Nyquist and low frequency response) range of 12dB (Example: +6dB at Nyquist frequency and -6dB at low frequency).



d) Load capacitor = 25fF i. Produce frequency response plots showing the zero and peaking tunability. ii. Produce an 8Gb/s PRBS eye diagram with the 12" Backplane channel output as the input to the CTLE. Optimize the CTLE settings for optimal eye opening.






No CTLE

3. RX DFE Equalization. Design an 8Gb/s 2-tap DFE [2][3].

- Use one of the comparators you designed in Lab4 in your design. Note, you probably have to speed this design up – as you will need a 4GHz clock if you implement a half rate design.
- The only thing that has to be transistor level is the comparator. The rest of the blocks (summer, feedback taps, other logic) can be macro-models. Note, for the summer model make sure to capture the RC settling if you use a linear resistive load summer. Feel free to investigate an integrating architecture if you prefer.
- Produce an 8Gb/s PRBS eye diagram at the summer output with the 12" Backplane channel output as the input to the DFE. Optimize the DFE settings for optimal eye opening at the input of the comparator (summer output).
- Report DFE power, power efficiency (mW/Gb/s), and 8Gb/s eye height and width.
- Note, you have to synchronize the DFE with the incoming data stream. A good way to do this is with an initial "lone pulse" input pattern. Adjust your comparator clock to sample near the peak of the lone pulse. Then simulate with the PRBS data.



ADE L (8) - Lab5 RX_DFE_Equalization schematic@n03-posedon.olympus.ece.tamu.edu

Launch Session Setup Analyses Variables Outputs Simulation Results Tools Help

Design Variables

Name	Value
1 chres	200m
2 Lpne	400n
3 Wpne	40u
4 w1	-20m
5 Wn	5u
6 cf	10f
7 Wx	10u
8 Rd	10k
9 W1	16u
10 W4	8u
11 DFE_del	0.5/RG
12 off_del	0.5/RG
13 trequ	RG
14 L	100n
15 L_match	100n
16 VDD	1.2
17 W5	30u
18 Wn_match	2u
19 Ws	110n
20 Wsp	220n

Analyses

Type	Enable	Arguments
tran	<input checked="" type="checkbox"/>	0 15n

Outputs

Name/Signal/Expr	Value	Plot	Save	Save Options
1 vtn+		<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	altv
2 vtn-		<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	altv
3 rx_in+		<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	altv
4 rx_in-		<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	altv
5 Dout+		<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	altv
6 Dout-		<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	altv
7 clk		<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	altv
8 channel_out+		<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	altv
9 net2		<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	altv
10 channel_out-		<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	altv
11 clk90		<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	altv
12 clk270		<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	altv
13 DFE_90		<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	altv
14 DFE_270		<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	altv
15 comp+ clk90		<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	altv

Plot after simulation: Auto Plotting mode: Replace

