

NATIONAL CHENG KUNG UNIVERSITY  
College of Electrical Engineering and Computer Science  
DEPARTMENT OF ELECTRICAL ENGINEERING  
Advanced VLSI System Design (Graduate Level)  
Fall 2024

## Summary of Final Project

Please don't just write yes/no if there need more details, and use single-sided printing

Simulate at SoC(yes/no)		yes						
Basic								
M C U	Pipeline	Stage		Max working Freq.			Data Width	
		5 (5 stage)		1GHz (>800 MHz)			32bits (>32 bits)	
	Number of Instructions	53+22+49 (basic+FPU+VPU) (>65 )						
	Realized Cache Specification	Cache size : 1KB Block size (cache line size) : 16Byte (4 words) Entry : 32 2 way set associative Cache replacement policies : LRU (Least Recently Used Cache) Read Policy : Read miss - read allocate Write Policy : Write hit - write through Write miss - write no allocate  (e.g. L1 size, associative, read/write policy)						
	Cache Hit Rate of each program	Hit Rate (%)	I-cache	D-cache (read)		D-cache (write)		
		Prog0	97.49	87.66		3.6		
Prog1		99.8	99.61		64.09			
Prog2		99.99	99.24		54.02			
Prog3		99.93	99.96		89.78			
Prog4		97.63	94.85		7.6			
Prog5		97.65	92.35		3.07			
Prog6		99.8	92.25		21.02			
Prog7		99.8	92.25		21.02			
Prog8		99.43	79.5		4.79			
Prog9		99.98	87.97		96.29			
Prog10		97.64	94.53		9.7			
Prog11		99.79	95.38		20.99			
Prog12		99.26	88.81		3.47			
Prog13		97.22	99.99		98.44			
Prog14	98.23	95.01		12.44				
List of Realized Forwarding in Types and Stages	Two types of Data Hazard : ID <-> WB and EXE <-> MEM, WB ** USE_FP = { RS1 (2), RS2 (1), RD (0) } ** check 1. Is using RS : ( RS1 & ~USE_FP) & USE_FP -> also check x0 check 2. Is using RD : ( RD & ~USE_FP) & USE_FP -> may not need to check check 2. Is using same type of RS/RD (FP or INT) check 3. Is RS equals to RD  (e.g. which kind)							
Realized Performance Counters (IPC) of each program	IPC	Prog0	Prog1	Prog2	Prog3	Prog4	Prog5	Prog6
	per cycle	0.42	0.6	0.73	0.69	0.43	0.4	0.33
	Prog7	Prog8	Prog9	Prog10	Prog11	Prog12	Prog13	Prog14
	0.33	0.18	0.45	0.46	0.39	0.53	0.71	0.48

	Interrupt mechanism	WDT_interrupt, DMA_interrupt			
Memory	On-chip memory	IM		DM	
		64KB		128KB	
	Off-chip memory	SDRAM		ROM	
		2MB		8KB	
BUS	Specification	Operating Frequency		Bit-width	
		1GHz (>400 MHz)		32bits (>32 bits)	
	Specify Memory and I/O mapping	Slave	Start address		End address
		ROM	0x0000_0000		0x0000_1FFF
		IM	0x0001_0000		0x0001_FFFF
		DM	0x0002_0000		0x0003_FFFF
		DRAM	0x2000_0000		0x201F_FFFF
		DMA	0x1002_0000		0x1002_0400
		WDT	0x1001_0000		0x1001_03FF
	Implemented Features of AXI Bus, Level of Realization, Outstanding number	The AXI in our design is a cross-bar bridge. The outstanding number is 1, but the read/write channel can work separately. We use a round-robin arbiter in our AXI.			
System	Specify Cooperation between CPU, Bus, Memory, EPU and others	As the instruction reach execute stage in CPU, if it's a vector instruction, it'll be assigned to VPU through the frontend in EX stage. VPU will access L1-Cache for load/store operation. (e.g. How your system works)			
	Specify Hardware interrupt & Interrupt service routines	The interrupt flow first checks the mie CSR register. If the local interrupt enable bit is set to 0, the interrupt is ignored. If it is set to 1, the next step is to check the global interrupt enable bit in the mstatus CSR register. If the global interrupt enable bit is also set to 1, the interrupt is considered valid, and the CPU will jump to the trap handler to process the interrupt. It will finally go back to normal execution once mret inst. is executed. When the CPU executes the WFI instruction, it transitions to the WFI state, which stalls the entire CPU pipeline. If an interrupt is not taken (i.e., an interrupt is received but the local interrupt is disabled), the CPU remains in the WFI state. Only when the interrupt is considered valid (after checking both local and global interrupt enables) does the CPU jump to the trap handler and then return to normal execution. (>2 kind, and how they work)			
	Specify Mechanism for Booting from an external ROM	CPU will fetch from ROM for booting instruction through Cache, as executing the booting instruction, CPU will set source address, destination address, data length into DMA, which is made for moving data from the external DRAM to on chip IM/DM. CPU will in the wfi state, waiting for DMA sent its interrupt signal to CPU addressing that it has complete data transfer.			

	<b>Specify Realized DMA(Direct Memory Access) and Usage</b>	wfi instruction will occur after the enable of DMA is written to 1 by CPU, then the DMA will start the process of moving data from source address to destination address which are both written into DMA by CPU. Each round, DMA will read 4 sets of data from source and write 4 sets of data to destination, until moving DMALEN sets of data.	
<b>Code analysis (Superlint)</b>		<b>1 - (137/13993) = 99.02% (should &gt;99% error free)</b>	
<b>System w/ EPU (yes/no)</b>		<b>yes</b>	
		<b>Synthesis</b>	<b>APR</b>
<b>clock period</b>		<b>1ns</b>	<b>1.25ns</b>
<b>Power</b>		<b>52.3867mW</b>	<b>8.43e+07 nW</b>
<b>Area</b>		<b>384536.033485</b>	<b>3180397.85164800</b>
<b>Chip cost</b>		<b>4,068,000 (NTD)</b>	

<b>EPU</b>			
<b>EPU</b>	<b>Max working Freq.</b>		<b>1GHz</b>
	<b>Processing speed (throughput or...)</b>		<b>VPU can handle 8 operation per cycle since it has 8 lanes. Which results in 8*1GHz = 8GHz-op (8G op per sec)</b>
	<b>Realized Specification of Functionalities in details</b>		<b>Out EPU is a vector processing unit which supports SIMD.</b>
	<b>Comparison with other works if any</b>		<b>Not that we know of</b>
<b>Verification</b>	<b>M C U</b>	<b>prog0 pass ratio</b>	<b>100%</b>
	<b>EPU</b>	<b># and types of Direct test or constrained random test</b>	<b>There's a program for VPU instruction functionality test, which check all the instructions supported.</b>
		<b>Specify types, length, operation conditions of benchmarks</b>	<b>Prog5: vector instruction direct test</b> <b>Prog6: vector addition</b> <b>Prog7: vector multiplication</b> <b>Prog8: AXPY</b> <b>Prog9: matrix multiplication</b> <b>Prog10: convolution</b> <b>Prog11: ReLU</b> <b>Prog12: 64-bit addition</b> <b>Prog13: Bicubic</b> <b>Prog14: Deutsch-Jozsa algorithm</b> (at least 7 benchmark)
	<b>SYSTEM</b>	<b>prog0 PR simulation time</b>	
		<b>prog1 PR simulation time</b>	
		<b>Specify types, length, operation conditions of benchmarks</b>	<b>Prog0: provided by TA</b> <b>Prog1: quick sort</b> <b>Prog2: image gray scaling</b> <b>Prog3: WDT</b> <b>prog4: FPU direct test</b>

<b>Advanced</b>	
<b>10 more instructions</b>	<b>FPU: 22 more instructions VPU: 49 more instructions</b>
<b>64-bit add/sub, store/load</b>	<b>With vadd64/vsub64, vle64/vse64 operation See prog12</b>
<b>Synthesize AXI bus with burst and fully work with IPs</b>	<b>Not yet...</b>
<b>More cache (L2 or L3)</b>	<b>No...</b>
<b>stack or other mechanisms to facilitate function calls</b>	<b>Return address stack With stack depth = 8</b>
<b>dynamic branch prediction</b>	<b>A two-level saturating branch prediction BHT, BTB size are both 32</b>
<b>Verify with FPGAs, specify FPGA board, what module has been put on the board and how you confirm results</b>	<b>No...</b>
<b>CRT for more than two IPs</b>	<b>No...</b>
<b>I/O PADs</b>	<b>Not yet...</b>
<b>floating-point co-processor</b>	<b>FPU with 22 new instructions See prog4</b>
<b>Bootable by an operating system</b>	<b>No...</b>
<b>Other Properties, please specify</b>	<b>Formal verification (ISA formal), AXI (starvation freedom, mutual exclusion, req-&gt;taken)</b>
<b>References</b>	