
- i. (a)
 ii. 因 if 之後沒有 else,且 Q 也沒有先給予一個值,所以為了讓 Q=Q,硬體部分會多合成一個 latch
- (a) minimum cover: B'D+CD
 - (b) P1: 10 10 11 11 P2: 10 11 11 01 P3: 11 10 11 01 P4: 11 11 01 01

(c)



(d) position cube

pro: 運算快, 資料結構簡單 con: minimum cover 難找


ROBDD

pro: tree 唯一

con: 需要較大的記憶體儲存

co-kernel: ce.de

(b)



X= Az+de+g before: 9+9+2=20 literals . after: 5+5+2+2=14. y= zd+dA+ge=d(A+z)+ge literals z = atb

A= ce

(c) 從 two-level circuit → multi-level circuit

Advantage: 可共用 gates , area V

Disadvantage: Multi-level circuit delay 變長

合拼後的新 variable 也會位 literal 數目 所以不-定能使 literal 數下降

4. Split: split the fanouts of a gate into several parts. Each part is driven with a copy of the original gate, loading decrease -> timing improve


Critical path collapsing: reduce the depth of logic networks, length of critical path decrease -> timing improve

Different: split 沒有改變深度,而 Critical path collapsing 則會

- i. supply voltage/ threshold voltages/ frequency
 - ii. Power Gating, Power gating design can reduce the leakage power when the block is powered off/ Power gating further reduces the standby power,
 - iii. Not always. Require longer wakeup time in the WAKE event, area increasing or IR drop...

6.

5.



Minimum gate count = 6

7.


(b)

longest sensitizable path:

$$G_1 \Rightarrow G_3 \Rightarrow G_4 \Rightarrow G_6$$

path delay = 4+12.5+5.65+9.4
= 31.59 ps

(2)



(b) critical path 上的 propagation delay 變 小,

in clock period 成小 (frequency 提高)