



Unit 7: Detailed Routing


- Course contents:
 - Channel routing
 - Full-chip routing
- Readings
 - W&C&C: Chapter 12
 - S&Y: Chapter 7




Channel/Switchbox Routing



Detailed routing



channel routing







switchbox routing

channel routing與switch box routing的差別就是"固定的pin"是在
"上下or左右兩側" 還是 "上下與左右同時出現"

Order of Routing Regions and L-Channels

- (a) No conflicts in case of routing in the order of 1, 2, and 3.
- (b) No ordering is possible to avoid conflicts.
- (c) The situation of (b) can be resolved by using L-channels.
- (d) An L-channel can be decomposed into two channels and a switchbox.



先切的後繞，所以
1先繞，然後是2最後才是3

1號先繞，此時對於1號來說下方並沒有固定的pin，但是
2號是於1號繞完之後才繞，因此1號下方的pin(紅線處)
對於2號來說是"固定的pin"，因此會變成"上與左右同時
出現"-->switch box routing


Routing Considerations

- Number of terminals (two-terminal vs. multi-terminal nets)
- Net widths (power and ground vs. signal nets)
- Via restrictions (stacked vs. conventional vias)
- Boundary types (regular vs. irregular)
 regular: 矩形的channel
 irregular: 怪怪形狀的channel
- Number of layers (two vs. three, more layers?)
- Net types (critical vs. non-critical nets)
 通常critical net 需要更進一步抓出來優化
 non-critical連起來就好


global routing 還不需要考慮design rule
但是detail routing就要

Routing Models

- **Grid-based model:** 每一層layer都有規定該層layer的線寬及線距 · detail
routing就要根據這些Design rule去長metal
grid based會根據線寬與線距去決定grid的邊長--> 線寬+線距
 - A grid is super-imposed on the routing region.
 - Wires follow paths along the grid lines. 我們只要將metal畫在這些線上就一定不會違反DRC
 - **Pitch:** distance between two gridded lines
- **Gridless model:** 不去建立grid · 就是 8 擺 · 但是不要違反DRC就好
 - Any model that does not follow this “gridded” approach.






grid-based



gridless



Models for Multi-Layer Routing

- **Unreserved layer model:** Any net segment is allowed to be placed in any layer.
 - Less popular, but wrong-way jogs?
- **Reserved layer model:** Certain type of segments are restricted to particular layer(s).
 - More popular model
 - Two-layer: HV (horizontal-Vertical), VH
 - Three-layer: H VH, VHV



3 types of 3-layer models

Terminology for Channel Routing Problems




- Local density at column i , $d(i)$: total # of nets that crosses column i . 看直的，該處有幾個trunk
- Channel density: maximum local density
 - # of horizontal tracks required \geq channel density.

Channel Routing Problem

- Assignments of horizontal segments of nets to tracks.
- Assignments of vertical segments to connect
 - horizontal segments of the same net in different tracks, and
 - the terminals of the net to horizontal segments of the net.
- Horizontal and vertical constraints must not be violated.
 - Horizontal constraints between two nets: The horizontal span of two nets overlaps each other.
 - Vertical constraints between two nets: There exists a column such that the terminal on top of the column belongs to one net and the terminal on bottom of the column belongs to the other net.
- Objective: Channel height is minimized (i.e., channel area is minimized).

Horizontal Constraint Graph (HCG)


- HCG $G = (V, E)$ is **undirected** graph where
 - $V = \{ v_i \mid v_i \text{ represents a net } n_i\}$
 - $E = \{(v_i, v_j) \mid \text{a horizontal constraint exists between } n_i \text{ and } n_j\}.$
- For graph G : vertices \Leftrightarrow nets; edge $(i, j) \Leftrightarrow$ net i overlaps net j .




兩點中間有連線，代表該兩條net有overlap
以上圖中的3、4為例，他們之間有edge代表他們的channel有overlap

Vertical Constraint Graph (VCG)

- VCG $G = (V, E)$ is **directed graph** where
 - $V = \{v_i \mid v_i \text{ represents a net } n_i\}$
 - $E = \{(v_i, v_j) \mid \text{a vertical constraint exists between } n_i \text{ and } n_j\}$.
- For graph G : vertices \Leftrightarrow nets; edge $i \rightarrow j \Leftrightarrow$ net i must be above net j .



A routing problem and its VCG.



兩點中間有連線，代表該兩條net有在同一 column出現
以上圖中的4、2為例，4指向2，代表在左圖中，存在4在上面，2在下面的情形

2-L Channel Routing: Basic Left-Edge Algorithm

- Hashimoto & Stevens, “Wire routing by optimizing channel assignment within large apertures,” DAC-71.
- **No vertical constraint.**
- HV-layer model is used.
- **Doglegs are not allowed.**
- Treat each net as an interval.
- Intervals are sorted according to their left-end x-coordinates.
- Intervals (nets) are routed one-by-one according to the order.
- For a net, tracks are scanned from top to bottom, and the first track that can accommodate the net is assigned to the net.
- **Optimality:** produces a routing solution with the minimum # of tracks (if no vertical constraint).

Basic Left-Edge Algorithm

Algorithm: **Basic_Left-Edge**(U , $track[j]$)

U : set of unassigned intervals (nets) I_1, \dots, I_n ;

$I_j = [s_j, e_j]$: interval j with left-end x -coordinate s_j and right-end e_j ;

$track[j]$: track to which net j is assigned.


```
1 begin
2    $U \leftarrow \{I_1, I_2, \dots, I_n\}$ ;
3    $t \leftarrow 0$ ;
4   while ( $U \neq \emptyset$ ) do
5      $t \leftarrow t + 1$ ;
6      $watermark \leftarrow 0$ ;
7     while (there is an  $I_j \in U$  s.t.  $s_j > watermark$ ) do
8       Pick the interval  $I_j \in U$  with  $s_j > watermark$ ,
         nearest  $watermark$ ;
9      $track[j] \leftarrow t$ ;
10     $watermark \leftarrow e_j$ ;
11     $U \leftarrow U - \{I_j\}$ ;
12 end
```

Basic Left-Edge Example

- $U = \{I_1, I_2, \dots, I_6\}; I_1 = [1, 3], I_2 = [2, 6], I_3 = [4, 8], I_4 = [5, 10], I_5 = [7, 11], I_6 = [9, 12].$
- $t = 1:$
 - Route I_1 : watermark = 3;
 - Route I_3 : watermark = 8;
 - Route I_6 : watermark = 12;
- $t = 2:$
 - Route I_2 : watermark = 6;
 - Route I_5 : watermark = 11;
- $t = 3$: Route I_4



步驟:

- 將每個net的left bound及right bound標示出來
- 以left bound為基準進行由小到大
- $t = 1$ 代表先擺第一個track，把可以擺的net全部擺進去
ex: 摆放 I_1 , 就標記該track一直到3(I_1 的right bound)都已經被用了，接下來擺 I_2 的時候，發現 $2 < 3$ ，所以 I_2 擺不進去
- 一路擺下去，直到所有net擺放完成



Basic Left-Edge Algorithm

- If there is no vertical constraint, the basic left-edge algorithm is optimal.
- If there is any vertical constraint, the algorithm no longer guarantees optimal solution.



Constrained Left-Edge Algorithm

Algorithm: Constrained_Left-Edge(U , $track[j]$)

U : set of unassigned intervals (nets) I_1, \dots, I_n ;

$I_j = [s_j, e_j]$: interval j with left-end x -coordinate s_j and right-end e_j ;



$track[j]$: track to which net j is assigned.

```
1 begin
2    $U \leftarrow \{I_1, I_2, \dots, I_n\}$ ;
3    $t \leftarrow 0$ ;
4   while ( $U \neq \emptyset$ ) do
5      $t \leftarrow t + 1$ ;
6      $watermark \leftarrow 0$ ;
7     while (there is an unconstrained  $I_j \in U$  s.t.  $s_j > watermark$ ) do
8       Pick the interval  $I_j \in U$  that is unconstrained,
         with  $s_j > watermark$ , nearest  $watermark$ ;
9        $track[j] \leftarrow t$ ;
10       $watermark \leftarrow e_j$ ;
11       $U \leftarrow U - \{I_j\}$ ;
12 end
```

Constrained Left-Edge Example


- $I_1 = [1, 3]$, $I_2 = [1, 5]$, $I_3 = [6, 8]$, $I_4 = [10, 11]$, $I_5 = [2, 6]$, $I_6 = [7, 9]$. 這邊沒排，排完之後應該會是1,2,5,3,6,4
- Track 1: Route I_1 (cannot route I_3); Route I_6 ; Route I_4 .
- Track 2: Route I_2 ; cannot route I_3 .
- Track 3: Route I_5 .
- Track 4: Route I_3 .

1. 依照left bound由小到大排序
2. 準備擺放net時，檢查該net在VCG中的位置。如果發現有人指向該net，則不能擺放此net。因此會優先擺放沒人指到，且left bound最左邊的net(擺放方法同p.13)。當前track擺滿就換到下一個track重新判斷
3. 摆放完成之後，將該net從VCG中移除



Dogleg Channel Router

- Deutsch, “A dogleg channel router,” 13rd DAC, 1976.
- **Drawback of Left-Edge:** cannot handle the cases with constraint cycles.
 - Doglegs are used to resolve constraint cycle.




引入dogleg的兩個理由:


1.

在還沒引入dogleg時(左圖)·會發現不管先擺1還是先擺2都無法完成擺放
引入dogleg後(右圖)·如此會空出一個track的寬度供net2繞線

- **Drawback of Left-Edge:** the entire net is on a single track.
 - Doglegs are used to place parts of a net on different tracks to minimize channel height.
 - Might incur penalty for additional vias.




2.
可以發現在還沒引入dogleg時·左圖的channel density = 4
引入dogleg後(右圖)·可以壓縮到只用2個track就完成繞線



save 2 tracks, with via penalty



Dogleg Channel Router

- Each multi-terminal net is broken into a set of 2-terminal nets.
- Two parameters are used to control routing:
 - Range: Determine the # of consecutive 2-terminal subnets of the same net that can be placed on the same track.
 - Routing sequence: Specifies the starting position and the direction of routing along the channel.
- Modified Left-Edge Algorithm is applied to each subnet.



Framework Evolution


- Billions of transistors may be fabricated in a single chip for nanometer technology.
- Need frameworks for very large-scale designs.
- Framework evolution for EDA tools: Flat → Hierarchical → Multilevel




Source: Intel (ISSCC-03)

Flat Routing Framework

- Sequential approaches
 - Maze searching
 - Line searching
 - Concurrent approaches
 - Network-flow based algorithms
 - Linear assignment formulation
 - Drawback: hard to handle larger problems




Sequential



Concurrent


Hierarchical Routing Framework

- The hierarchical approach recursively divides a routing region into a set of subregions and solve those subproblems independently.
- Drawbacks: lack the global information for the interaction among subregions.



Hierarchical Routing Revisited


- Global routing can be formulated as a linear assignment problem:
 - $x_{i,j} = 1$ if net i is assigned to section j ; $x_{i,j} = 0$ otherwise.
 - Each net crosses the cut line exactly once: $\sum_{j=1}^M x_{ij} = 1, 1 \leq i \leq N$.
 - Capacity constraint of each section: $\sum_{i=1}^N x_{ij} \leq C, 1 \leq j \leq M$.
 - w_{ij} : cost of assigning net i to section j . Minimize $\sum_{i=1}^N \sum_{j=1}^M w_{ij} x_{ij}$.



Multilevel Full-Chip Routing Framework

- Lin and Chang, “A novel framework for multilevel routing considering routability and performance,” ICCAD-2002 (TCAD, 2003).
- Multilevel framework: coarsening followed by uncoarsening.
- Coarsening (bottom-up) stage:
 - Constructs the net topology based on the minimum spanning tree.
 - Processes routing tiles one by one at each level, and only local nets (connections) are routed.
 - Applies two-stage routing of global routing followed by detailed routing.
 - Uses the L-shaped & Z-shaped pattern routing.
 - Performs resource estimation after detailed routing to guide the routing at the next level.
- Uncoarsening (top-down) stage
 - Completes the failed nets (connections) from the coarsening stage.
 - Uses a global and a detailed maze routers to refine the solution.

A Multilevel Full-Chip Routing Framework




Perform global pattern routing and Dijkstra's shortest path detailed routing for local connections and then estimate routing resource for the next level.

Use global maze routing and Dijkstra's shortest path detailed routing to reroute failed connections and refine the solution.


Coarsening Stage

- Build MSTs for all nets and decompose them into two-pin connections.
- Route **local nets (connections)** from level 0.
 - Two-stage routing (global + detailed routing) for a local net.


— — — an MST edge



— — — global route




— — — detailed route




Global Routing


- Apply pattern routing for global routing
 - Use L-shaped and Z-shaped connections to route nets.
 - Has lower time complexity than maze routing.



Lower L-Shaped
connection



Upper L-Shaped
connection



Z-Shaped
connection

Pattern route:

如果發現可以用L或Z型直接繞出來且不會導致其他net繞線繞不出來的話，就不要用maze route去慢慢繞


Detailed Routing

- Via minimization
 - Modify the maze router to minimize the number of bends.
- Local refinement
 - Apply general maze routing to improve the detailed routing results.
- Resource estimation
 - Update the edge weights of the routing graph after detailed routing.

Via Minimization


via打太多也會造成電路效能降低
因此在計算cost應該也要將via的
數量納入考慮

Back Trace



Local Refinement

- Local refinement improves detailed routing results by merging two connections which are decomposed from the same net.



Resource Estimation

- Global routing cost is the summation of congestions of all routed edges.
- Define the congestion, C_e , of an edge e by




$$C_e = \frac{1}{2^{(p_e - d_e)}},$$

where p_e and d_e are the capacity and density, respectively.


- Update the congestion of routed edges to guide the subsequent global routing.

Uncoarsening Global Routing

- Use maze routing.
- Iterative refinement of a failed net is stop when a route is found or several tries have been made.



Coarsening stage



Uncoarsening stage

Routing Comparisons


- 100% routing completion for all (11) benchmark circuits
 - Three-level routing: 0 completion (ISPD-2K)
 - Hierarchical routing: 2 completions (ICCAD-2001)
 - Previous multilevel routing: 2 completions (ICCAD-2001)
- Can complete routings using even fewer routing layers.

Ex.	#Layers	(A) Three-Level Routing			(B) Hierarchical Routing with Ripup and Replan			(C) Results of [9]			(D) Our Results		
		Time(s)	#Rtd. Nets	Cmp. Rates	Time(s)	#Rtd. Nets	Cmp. Rates	Time(s)	#Rtd. Nets	Cmp. Rates	Time(s)	#Rtd. Nets	Cmp. Rates
Mcc1	4	933.2	1499	88%	947.9	1600	94.5%	436.7	1683	99.4%	204.7	1694	100%
Mcc2	4	12333.6	5451	72.3%	10101.4	7161	95.6%	7644.8	7474	99.1%	7203.3	7541	100%
Struct	3	406.2	3530	99.4%	324.5	3551	100%	316.8	3551	100%	151.5	3551	100%
Prim1	3	239.1	2018	99.0%	353.0	2037	100%	350.2	2037	100%	165.4	2037	100%
Prim2	3	1331	8109	98.9%	2423.8	8194	100%	2488.4	8196	100%	788.2	8197	100%
S5378	3	430.2	2607	83.4%	57.9	2964	94.9%	54.0	2963	94.8%	10.9	3124	100%
S9234	3	355.2	2467	88.9%	40.7	2564	92.4%	41.0	2561	92.3%	7.7	2774	100%
S13207	3	1099.5	6118	87.5%	161.9	6540	93.5%	188.8	6574	94.0%	38.2	6995	100%
S15850	3	1469.1	7343	88.2%	426.1	7874	94.6%	403.4	7863	94.5%	57.5	8321	100%
s38417	3	3560.9	19090	90.8%	754.6	19596	93.2%	733.6	19636	93.3%	137.6	21035	100%
S38584	3	7086.5	25642	91.0%	1720	26461	93.9%	1721.6	26504	94.1%	316.7	28177	100%
avg.				89.8%			95.7%			96.5%			100%

Table 3: Comparison among (A) the three-level routing [10], (B) the hierarchical routing [9], (C) the multilevel routing [9], and (D) our multilevel routing. Note: (A),(B),(C) ran on a 440 Mhz Sun Ultra-5 with 384 MB memory, (D) ran on a 450Mhz Sun Sparc Ultra-60 with 2GB MB.

Routing Solution for Prim2


- 0.18um technology, pitch = 1 um, 8109 nets.
- Two layers, 100% routing completion.



Summary: Detailed Routing

- Channel routing is considered a well solved problem.
- Hierarchical and multilevel are keys to handle large-scale routing problems.
- Routing frameworks
 - Λ-shaped routing: ICCAD-02 (TCAD-03); ASP-DAC-05 (TCAD-07)
 - V-shaped routing: ASP-DAC-06
 - Two-pass bottom-up routing: DAC-06 (TCAD-08)
- Routing considerations for nanometer technology
 - Noise (crosstalk) constraints
 - Buffer insertion for timing optimization
 - Additional design rules: antenna effect, redundant via, OPC (optical proximity correction), CMP (chemical mechanical polishing), double patterning, e-beam
 - Electromigration constraints

Appendix A: Other Channel Routing Algorithms




Yoshimura-Kuh (YK) Algorithm

- Yoshimura & Kuh, “Efficient algorithms for channel routing,” IEEE TCAD, Jan. 1982.
- YK algorithm considers both HCG and VCG.
- Nets are assigned to minimize the effect of vertical constraint chains in VCG.
- Does not allow “**unrestricted**” doglegs and cannot handle vertical constraint cycles.
- Algorithm consists of two major steps:
 - Zone representation of horizontal segments.
 - Merging of nets.
- The two steps are carried out to minimize vertical constraints and track assignment.
- Same idea can be extended to three-layer channel routing (Chen & Liu, IEEE TCAD, 1984)

Zone Representation of Horizontal Segments



- Zones are maximal clique in the interval graph of horizontal net segments.
- $S(i)$: set of nets whose horizontal segments intersect Column i .
- Zone numbers are assigned to the columns at which $S(i)$ is maximum.





Merging of Nets

- Two nets n_i and n_j can be merged if
 - there is no edge between v_i and v_j in HCG,
 - no directed path exists between v_i and v_j in VCG.


nets 6 and 9 can be merged:



updated graph and zone representation:




Zone Processing



- Track 1 (Track 2): net (1, 7) or net 4; track 3: net (5, 6, 9); track 4 (track 5): net 2 or net (3, 8)

Minimizing the Longest Path

- Merge 2 nodes so as to minimize the increase of the longest path length in the VCG.
- Heuristic rule to select nets to merge sequentially.



$$\text{increase in longest path} = \max\{u(p), u(q)\} + \max\{d(p), d(q)\} - \max\{u(p)+d(p), u(q)+d(q)\}$$

Algorithm for Merging Nets

Algorithm: Net_Merging(z_s , z_t)

z_s : Leftmost zone;

z_t : rightmost zone;

```
1 begin
2    $L \leftarrow \{ \}$ ;
3    $z_s \leftarrow$  leftmost zone;  $z_t \leftarrow$  rightmost zone;
4   for  $z \leftarrow z_s$  to  $z_t$  do
5      $L \leftarrow L + \{$ nets which terminate at or before zone  $z\}$ ;
6      $R \leftarrow \{$ nets which begin at zone  $z+1\}$ ;
7     Merge  $L$  and  $R$  so as to minimize the increase of the
          longest path in the vertical constraint graph;
8      $L \leftarrow L - \{n_1, n_2, \dots, n_j\}$ , where  $\{n_1, n_2, \dots, n_j\}$  are the nets
          merged at Step 7;
9 end
```

Implementation

- Procedure to select 2 nodes for merging

- For $m \in LEFT$ (set of nodes on the left path)

$$f(m) = C_{\infty} \times \{u(m) + d(m)\} + \max\{u(m), d(m)\}, C_{\infty} \gg 1$$

- For $n \in RIGHT, m \in LEFT$

$$\begin{aligned} g(n, m) &= C_{\infty} \times h(n, m) - \{\sqrt{u(m) \times u(n)} + \sqrt{d(m) \times d(n)}\}, \text{ where} \\ h(n, m) &= \max\{u(n), u(m)\} + \max\{d(n), d(m)\} - \max\{u(n) + d(n), u(m) + d(m)\}. \end{aligned}$$

- Two steps

- Find $m^* \in LEFT$ which maximizes $f(m)$
 - Find $n^* \in RIGHT$ which minimizes $g(n, m^*)$

$$f(m^*) = C_{\infty} \times \underbrace{\{u(m^*) + d(m^*)\}}_{\text{lies on a longest path}} + \underbrace{\max\{u(m^*), d(m^*)\}}_{\text{farthest away from } s \text{ or } t}$$

$$g(n^*, m^*) = \underbrace{C_{\infty} \times h(n^*, m^*)}_{\text{min increase in longest path length}} - \underbrace{\{\sqrt{u(m^*) \times u(n^*)} + \sqrt{d(m^*) \times d(n^*)}\}}_{\frac{u(m^*)}{d(m^*)} \approx \frac{u(n^*)}{d(n^*)}}$$

Algorithm for the Implementation

Algorithm: Merge_Implementation($LEFT$, $RIGHT$)

$LEFT$: left s-to-t path;

$RIGHT$: right s-to-t path;

1 **begin**

2 **while** $LEFT \neq \emptyset$ **do**

3 Among $LEFT$, find m^* which maximizes $f(m)$;

4 Among $RIGHT$, find n^* which minimizes $g(n, m^*)$, and
which is neither ancestor nor successor of m^* ;


5 Merge n^* and m^* ;

6 Remove m^* and n^* from $LEFT$ and $RIGHT$, respectively;

7 **end**


Merging Considerations

- A merging of 2 nodes may block subsequent mergings.





Second Approach Based on Matching

- Global merging of nets using algorithms for maximum cardinality matching.
- Delay net merging.



Cyclic Conflicts

- Simultaneous merging can produce cyclic conflicts.




- How to modify a matching with cyclic conflicts to get a feasible matching?

Feasible Matching


- Bipartite graph $G_h = (N, E_h)$: $G_h \setminus E_x$ = a set of edges in G_h .
- The merging corresponding to any matching on G_h is feasible $\Leftrightarrow E_x = \emptyset$.
- The merging corresponding to any matching on $G_r = (N, E_h - E_x)$ is feasible.
- Procedures to get a feasible matching
 - Find a matching in G_h .
 - Apply an algorithm to the graph $G_m = (N, M)$ (M : set of edges in the matching)
 - If $E_x = \emptyset$ then the matching is feasible!
 - Else apply an algorithm to G_h and obtain E'_x ; compute a new matching in $(N, E_h - E'_x)$.

Identifying E_x




Feasibility Condition

- The merging corresponding to any matching on $G_r = (N, E_h - E_x)$ is feasible (no cycle in VCG).




original VCG



arbitrary matching


$$Ex = \{(a, h)\}$$



no cycle in VCG


Comments on the YK Algorithm

- Use a process “merging of subnets” to avoid unnecessary introduction of dogleg.
 - Subnet i and subnet j can be merged only if merging subnet i and subnet j will not increase the longest path length passing through node i and node j on VCG.
- Need not start at Zone 1. Can obtain better results by starting at the maximum density zone.
 - Chan, “A new channel routing algorithm,” *CIT VLSI Design Conf.*, 1983.




Restricted vs. Unrestricted Doglegging

- **Unrestricted doglegging:** Allow a dogleg even at a position where there is no pin.
- **Restricted doglegging:** Allow a dogleg only at a position where there is a pin belonging to that net.
- The YK channel router does not allow unrestricted doglegging.



YK channel router will fail!


Solution exists!



restricted doglegging
YK splits a net into subnets.

Greedy Channel Router

- Rivest & Fiduccia, “A greedy channel router,” *DAC-82*, (*IEEE TCAD*, May 1983).
- Always succeed (even if cyclic conflict is present)
- Allows unrestricted dogleg
- Allows a net to occupy more than 1 track at a given column.
- May use a few columns off the edge.




Overview of Greedy Router

- Left-to-right, column-by-column scan.

```
1 begin
2    $c \leftarrow 0;$ 
3   while (not done) do
4      $c \leftarrow c + 1;$ 
5     Complete wiring at column  $c$ ;
6   end
```







- In general, a net may be
 1. empty (net 5)
 2. unsplit (nets 1, 4)
 3. split (net 3)
 4. completed (net 2)







Greedy Heuristics

- At each column, the greedy router tries to maximize the utility of the wiring produced:
 - A: Make minimal feasible top/bottom connections;
 - B: Collapse split nets;
 - C: Move split nets closer to one another;
 - D: Raise rising nets/Lower falling nets;
 - E: Widen channel when necessary;
 - F: Extend to next column.

A: Make Minimal Feasible Top/Bottom Connections







B: Collapse Split Nets



Heuristics: C, D, E, and F


- C: Move split nets closer to one another;
- D: Raise rising nets/Lower falling nets;
- E: Widen channel when necessary;
- F: Extend to next column.



Parameters to Greedy Router

- Initial-channel-width: icw
- Minimum-jog-length: mjl
- Steady-net-constant: snc (window size in terms of # of columns; determines # of times a multipin net changes tracks)
- Usually start icw as d , the density.
- mjl controls the number of vias, use a large mjl for fewer vias.
- snc also controls # of vias. Typically, $snc = 10$.

Greedy Routing Example



- C₃: Connect pin 5 to $T_3 \rightarrow$ Jog net 5 from T_3 to T_2 (since net 5 is rising).
- C₄: Connect pin 5 to $T_2 \rightarrow$ Jog net 5 from T_2 to T_3 (since net 5 is falling).
- C 6: Connect pin 1 to $T_0 \rightarrow$ Jog net 1 from T_0 to T_3 (since net 1 is falling).
- C 7: Connect pin 7 to $T_5 \rightarrow$ Merge tracks T_2 and T_5 (last pin 7).
- C 8: Connect pin 1 to $T_5 \rightarrow$ Jog net 6 from T_0 to T_2 and net 1 from T_5 to T_3 .
-

Comparison of Two-Layer Channel Routers

	Left-edge	Dogleg	YK	Greedy
Layer assignment	reserved	reserved	reserved	reserved
Dogleg	not allowed	allowed	allowed (restricted)	allowed
Vertical constraint	not allowed	allowed	allowed	allowed
Cyclic constraint	not allowed	not allowed	not allowed	allowed

Comparison of Two-Layer Channel Routers

- Comparison using the benchmark example: **Deutsch's “difficult example.”**
- Channel density: 19

Routers	Tracks	Vias	wire length
Left-edge	31	290	6526
Dogleg	21	346	5331
YK	20	403	5381
Greedy	20	329	5078
Hierarchical	19	336	5023
YACR2	19	287	5020

Robust Channel Router



- Yoeli, “A robust channel router,” IEEE TCAD, 1991.
- Alternates between top and bottom tracks until the center is reached.
- The working side is called the *current side*.
- Net weights are used to guide the assignment of segments in a track, which
 - favor nets that contribute to the channel density;
 - favor nets with terminals at the current side;
 - penalize nets whose routing at the current side would cause vertical constraint violations.
- Allows unrestricted doglegs by rip-up and re-route.

Robust Channel Router


- Select the set of nets for the current side by solving the **maximum weighted independent set** problem for **interval graphs**.
 - NP-complete for general graphs, but can be solved efficiently for interval graphs using **dynamic programming**.
- Main ideas:
 - The interval for net i is denoted by $[x_{i_{min}}, x_{i_{max}}]$; its weight is w_i .
 - Process channel from left to right column; the optimal cost for position c is denoted by $\text{total}[c]$;
 - A net n with a rightmost terminal at position c is taken into the solution if $\text{total}[c - 1] < w_n + \text{total}[x_{n_{min}} - 1]$.
- Can apply maze routers to fix local congestion or to post-process the results. (Why not apply maze routers to channel routing directly??)

Interval Graphs

- There is a vertex for each interval.
- Vertices corresponding to overlapping intervals are connected by an edge.
- Solving the track assignment problem is equivalent to finding a **minimal vertex coloring** of the graph.




Weight Computation



$$\begin{aligned}d(1) &= 1 \\d(2) &= 2 \\d(3) &= 2 \\d(4) &= 3 \text{ (nets 2, 3, 4)} \\d(5) &= 2\end{aligned}$$


- Computation of the weight w_i for net i :
 1. favor nets that contribute to the channel density: add a large B to w_i .
 2. favor nets with current side terminals at column x : add $d(x)$ to w_i .
 3. penalize nets whose routing at the current side would cause vertical constraint violations: subtract $Kd(x)$ from w_i , $K = 5 \sim 10$.
 - Assume $B = 1000$ and $K = 5$ in the 1st iteration (top side):
 - $w_1 = (0) + (1) + (-5 * 2) = -9$
 - Net 1 does not contribute to the channel density
 - One net 1 terminal on the top
 - Routing net 1 causes a vertical constraint from net 2 at column 2 whose density is 2

Weight Computation (cont'd)



- Computation of the weight w_i for net i :
 1. favor nets that contribute to the channel density: add a large B to w_i .
 2. favor nets with current side terminals at column x : add $d(x)$ to w_i .
 3. penalize nets whose routing at the current side would cause vertical constraint violations: subtract $Kd(x)$ from w_i , $K = 5 \sim 10$.
 - Assume $B = 1000$ and $K = 5$ in the 1st iteration (top side):
 - $w_1 = (0) + (1) + (-5 * 2) = -9$
 - $w_2 = (1000) + (2) + (-5 * 3) = 987$
 - $w_3 = (1000) + (2+2) + (0) = 1004$
 - $w_4 = (1000) + (3) + (-5 * 2) = 993$

Top-Row Net Selection




- $w_1 = -9, w_2 = 987, w_3 = 1004, w_4 = 993$.
- A net n with a rightmost terminal at position c is taken into the solution if: $\text{total}[c - 1] < w_n + \text{total}[x_{n_{min}} - 1]$.

$\text{total}[1] = 0$	$\text{selected_net}[1] = 0$
$\text{total}[2] = \max(0, 0-9) = 0$	$\text{selected_net}[2] = 0$
$\text{total}[3] = 0$	$\text{selected_net}[3] = 0$
$\text{total}[4] = \max(0, w_2+\text{total}[1]) = 987$	$\text{selected_net}[4] = 2$
$\text{total}[5] = \max(987, 0+1004, 0+993) = 1004$	$\text{selected_net}[5] = 3$

- **Select nets backwards from right to left and with no horizontal constraints:** Only net 3 is selected for the top row. (Net 2 is not selected since it overlaps with net 3.)

Bottom-Row Net Selection




- 2nd iteration: bottom-row selection
 - $w_1 = (1000) + (2) + (0) = 1002$
 - $w_2 = (1000) + (2) + (-5 * 2) = 992$
 - $w_4 = (1000) + (1) + (-5 * 2) = 991$

total[1] = 0	selected_net[1] = 0
total[2] = max(0, 0+1002) = 1002	selected_net[2] = 1
total[3] = 1002	selected_net[3] = 0
total[4] = max(1002, 0+992) = 1002	selected_net[4] = 0
total[5] = max(1002, 1002+991) = 1993	selected_net[5] = 4

- Nets 4 and 1 are selected for the bottom row.

Maze Routing + Rip-up & Re-route



- 3rd iteration
 - Routing net 2 in the middle row leads to an infeasible solution.
 - Apply maze routing and rip-up and re-route nets 2 and 4 to fix the solution.


Robust Channel Router

```
robust_router (struct netlist N)
{
    set of int row;
    struct solution S;
    int total[channel_width + 1], selected_net[channel_width];
    int top, height, c, r, i;

    top ← 1;
    height ← density(N);
    for (r ← 1; r ≤ height; r ← r + 1) {
        for all “nets i in netlist N”
             $w_i \leftarrow \text{compute\_weight}(N, \text{top});$ 
            total[0] ← 0;
            for (c ← 1; c ≤ channel_width; c ← c + 1) {
                selected_net[c] ← 0;
                total[c] ← total[c - 1];
                if (“some net n has a top terminal at position c”)
                    if ( $w_n + \text{total}[x_{n_{\min}} - 1]) > \text{total}[c]$ ) {
                        total[c] ←  $w_n + \text{total}[x_{n_{\min}} - 1]$ );
                        selected_net[c] ← n;
                    }
                if (“some net n has a bottom terminal at position c”)
                    if ( $w_n + \text{total}[x_{n_{\min}} - 1]) > \text{total}[c]$ ) {
                        total[c] ←  $w_n + \text{total}[x_{n_{\min}} - 1]$ );
                        selected_net[c] ← n;
                    }
                /* if */
            }/* for */
        }


        row ← ∅;
        c ← channel_width;
        while (c > 0)
            if (selected_net[c]) {
                n ← selected_net[c];
                row ← row ∪ {n};
                c ←  $x_{n_{\min}} - 1$ ;
            }
            else
                c ← c - 1;
        solution ← solution ∪ {row};
        top ← !top;
        N ← “N without the nets selected in row”
    }/* for */
    “apply maze routing to eliminate possible vertical constraint violations”
}
```

Appendix B: Switchbox Routing







Greedy Switchbox Router

- Luk, “A greedy switchbox routing,” *INTEGRATION, the VLSI Journal*, 1985.
- Based on the greedy channel router (Rivest & Fiduccia).
- Terminals on left boundary are brought to the 1st column as horizontal tracks.
- Nets are jogged to target rows in addition to jogging to next top or bottom terminals.
- Various jogging schemes are applied.




Jogging Schemes

- Jog_R : Nets with terminals on the **right** boundary; the jog is performed until matching the right positions.
- $Jog_{T/B}$: Nets with terminals only on the **top** and **bottom**; similar to the greedy channel router.
- $Jog_{T/B} : Jog_R$: First perform $Jog_{T/B}$; switch to Jog_R when the last top or bottom terminal appears.




Appendix C: Over-the-Cell Routing




Over-the-Cell Routing

- Routing over the cell rows is possible due to the limited use of the 2nd (M2) metal layers within the cells.
- Divide the over-the-cell routing problem into 3 steps: (1) routing over the cell, (2) choosing the net segments, and (3) routing within the channel.
- Reference: Cong & Liu, “Over-the-cell channel routing,” *IEEE TCAD*, Apr. 1990.



Over-the-Cell Channel Routing

- Cong & Liu, “Over-the-cell channel routing,” *IEEE TCAD*, Apr. 1990.




Select over-the-cell nets
use Supowitz's Max. Independent Set algorithm for circle graph
(solvable in $O(c^3)$ time,
 c : # of columns)

Select terminals among
"equivalent" ones for regular
channel routing
(Goal: minimize channel density
NP-complete!)


Planar routing for
over-the-cell nets
+
Regular channel routing

Supowit's Algorithm


- Supowit, “Finding a maximum planar subset of a set of nets in a channel,” *IEEE TCAD*, 1987.
- Problem: Given a set of chords, find a maximum planar subset of chords.
 - Label the vertices on the circle 0 to $2n-1$.
 - Compute $MIS(i, j)$: size of maximum independent set between vertices i and j , $i < j$.
 - Answer = $MIS(0, 2n-1)$.




A set of chords.




circle graph




Maximum planar
subset of chords.



Maximum independent
set: nodes b, c, f




Vertices on the circle




$MIS(i, j), i < j$

Dynamic Programming in Supowit's Algorithm

- Apply dynamic programming to compute $MIS(i, j)$.



Appendix D: Gridless Routing




Gridless Full-Chip Routing

- Chen and Chang, “Multilevel full-chip gridless routing considering optical proximity correction,” ASPDAC-05.
- Is based on the multilevel routing framework.
- Applies the implicit connection graph to transform the gridless structure into a “grid”-like structure.
- Adopts the interval tree to do range query for identifying obstacles and available spaces.
- Congestion metric is based on available routing space in a region.
- Gridless routing is needed for handling some nanometer effects like OPC, metal slotting, etc.


Implicit Connection Graph

- Given a set of obstacles and a source s and sink t
- G_S is an orthogonal grid graph




Implicit Representation of G_S

- Store x, y coordinates into two sorted arrays
- $O(n)$ space & $O(n \lg n)$ -time pre-construction (n : # of rectangles)




Interval Tree

- Partition the chip plane into rows and keep a query tree for each row.
- The query tree stores cut blocks in the internal nodes.
- Uncut blocks are stored in the leaf nodes.
- Question: Is q in free space? Need average $O(\lg n)$ time to answer.




Block Insertion

- To insert a block (say, block e), we traverse the query tree from the root down to an internal node until it is cut, or a leaf node if it is uncut.
- Average time complexity: $O(\lg n)$.



Block Deletion

- To delete a block (say, block c), we traverse the query tree from the root down to a node that stores the block name and delete the block.
- Average time complexity: $O(\lg n)$.



Complexity Summary



- Interval (query) tree

	Average Complexity
Memory Usage	$O(n^2)$
Block Insertion	$O(\lg n)$
Block Deletion	$O(\lg n)$
Point Finding	$O(\lg n)$
Neighbor Finding	$O(1)$

n : number of blocks


Routing Solution for s5378

The routing solution of "s5378" with non-uniform (above) and uniform (below) nets



Courtesy of Tai-Chen Chen


Appendix E: V-Shaped Gridless Routing



Λ -Shaped Multilevel Routing


Perform global pattern routing and Dijkstra's shortest path detailed routing for local connections and then estimate routing resource for the next level.

Use global maze routing and Dijkstra's shortest path detailed routing to reroute failed connections and refine the solution.



Does not have the view of the global configuration at the earlier stages.

V-Shaped Multilevel Framework




Perform global pattern routing and Dijkstra's shortest path detailed routing for local nets and then estimate routing resource for the next level.

Use global maze routing and Dijkstra's shortest path detailed routing to reroute failed connections and refine the solution.

Consider the global effects at the earlier stages.

Design Flow




Channel Density Initialization and Update

- Making the global routing, detailed routing, and resource estimation interact with each other can significantly improve routing completion rates
 - Only guide the latter nets passing through the area with lower congestion
 - Cannot avoid determining the bad global path of an early routed net without considering the routing resource of succeeding nets.
- Initialize the congestion map based on the pin distribution and the global-path prediction of all nets
- Update the congestion map dynamically based on both the already routed nets and the estimated unrouted nets
- Have better congestion control throughout the whole routing process


Uncoarsening Stage

- Global effect is the highest consideration in this stage
 - Longer nets are more critical
- Start from the coarsest tiles of level k ; route level nets at each level



Coarsening Stage

- Routability is the highest consideration in this stage
 - Shorter connections are more critical
- Repeat the same steps as the uncoarsening stage
 - Perform maze routing at the global routing stage




Cost Function for Global Routing

- The cost function is the sum of **the maximum channel congestion** and **the average of the total path congestion**
 - Can avoid selecting a path with lower total path congestion and higher channel congestion path
 - Can avoid selecting a path with higher overall path congestion when two path have the same maximum channel congestion

$$\alpha(R_e) = \max_{e \in R_e} c_e + \frac{1}{|R_e|} \sum_{e \in R_e} c_e$$

c_e : the congestion of edge e




P1 has the minimal total path congestion

P2 and P3 have the same maximum channel congestion


P3 has the minimum cost

Triple-Line Graph (TLG) Model

- Find a design-rule-correct path and avoid redundant wires
- Construct the **obstacle zones** (gray areas) from the obstacles by taking design rules into account
 - expand the obstacle for a range which is the sum of the obstacle spacing and the half width of the routing wire
 - The area outside of the obstacle zones is available for placing the center lines of wires and mid-points of contacts




a routing example




obstacle zones construction

TLG Model (Cont'd)

- Collect all x-coordinates and y-coordinates of
 - the source and the target
 - the boundaries of all obstacle zones
 - the centers of all obstacle zones (P-lines and C-lines)
- Generate a vertical (horizontal) dashed line for each x-coordinate (y-coordinate)
- Construct a connection graph
 - a node in the connection graph denotes an intersection of a horizontal and a vertical dashed lines



a routing example




a connection graph


Courtesy of Y.-W. Chang

P-Lines


- To avoid design-rule-incorrect paths
 - pass the center of the obstacle zone
 - Is perpendicular to the routing direction of the obstacle zone



a routing example




A design-rule-incorrect path




A design-rule-correct path

C-Lines


- To avoid redundant wires
 - pass the center of the obstacle zone
 - Is parallel to the routing direction of the obstacle zone



a routing example



A path with an redundant wire



Courtesy of Y.-W. Chang

A path without redundant wires⁹⁹