

2018

2. (15%) What are the advantages of using code coverage in simulation-based functional verification? If you got 100% statement coverage in the simulation, does it guarantee that the design is correct? Please explain the reasons of your answer.

- 速度快，可在大电路使用，可測試驗證是否全面也可以減少不必要的 code statement。
- 不會 to statement coverage 100% 只代表有島的 statement 有測試到而無法驗證其餘未島到的地方。

3. (15%) What are the advantages and disadvantages of formal verification? What are the keys to improve the efficiency of formal verification??


adv: 能覆蓋完整的設計狀態，速度快。

dis: 需要 memory 去 BDD, 太大的 design 可能會導致 state explosion.

improve: 使用 partial 或 bounded model checking 可減少狀態空間。
或限制 cycle 數降低 memory 使用。

4. (10%) Do the CTL formulas below satisfy the STG shown right ? Please answer "TRUE" or "FALSE".

- (a) EG(RED)
- (b) AF(GREEN)
- (c) E(RED \cup GREEN)
- (d) A(RED \cup GREEN)
- (e) AG(RED \rightarrow EX(GREEN))
if red 在第一條下一次不是 green



5. (10%) Using the CTL formulas, how can we verify the design functionality? What are the issues of CTL-based verification?

- CTL 提供了所有可能的路徑，借由以 logic operator, Temporal operators

, path quantifiers 構成的 CTL formulas 可驗證特定的條件屬性是否發生。

2. issue: state explosion, 使用 tree 記錄若 state 太多 memory 會不夠

6. (10%) Why do we need analog behavioral models for mixed-signal system verification? Compared to the original Verilog language, what are the major extensions of Verilog-AMS?

$$\text{out} = \text{in} = 1 : 0.4$$

$$\text{in} = 0.4 \cos t$$

1. 利用數學 model 去模擬 behavioral level 的耗時較少時間。

2. 支援一些 analog function: 微分積分... contribution operator: $\langle + \rangle$.

包含單位的宣告: electrical

等 analog behavior description

ch10
p.55

$$\text{in} = 0.4 \cos t$$

7. (10%) Given a 4-phase sin-wave generator, please show the analog section of the behavioral model for this circuit based on Verilog-A. Its output voltage swing is 1.0V with 0.4V DC shift, and the phase difference between consecutive outputs is 90° . The signal frequency is 250MHz with maximum slew rate $\pm 80\text{MV/sec}$.

```
module sinwave (out1, out2, out3, out4);
    define PI 3.14159;
    inout out1;
    real phase;
    parameter real fc = 2.5e6;
    electrical t1, t2, t3, t4, t5, out1;
    analog begin
```

$$\text{phase} = 2.0 * \text{PI} * \text{fc} * \$\text{realtime};$$

$$V(t_1) = 0.5 \sin(\text{phase});$$

$$V(t_2) = 0.5 \sin(\text{phase} + \pi/2);$$

$$V(t_3) = 0.5 \sin(\text{phase} + \pi);$$

$$V(t_4) = 0.5 \sin(\text{phase} + 3\pi/2);$$

```

    V(out1) <+ slew(V(t1), 8e7, -8e7) + 0.4;
    V(out2) <+ slew(V(t2), 8e7, -8e7) + 0.4;
    V(out3) <+ slew(V(t3), 8e7, -8e7) + 0.4;
    V(out4) <+ slew(V(t4), 8e7, -8e7) + 0.4;
end
endmodule
```

8. (15%) What are the benefits and limitations of simulation-based approach and equation-based approach for analog design automation? Why does the difference between synthesis results and post-layout simulation often exist?

1. simu: 正確率高, 耗時 general.

ch13.

equ = 用 GP 較快, 但簡化 non-linear equation 正確率下降.

Pareto-front-based: They can provide a tradeoff between different design objectives, allowing designers to choose a design point that best meets their needs / may not be able to find the optimal solution, as the optimal solution may lie outside of the search space, may require a large number of design simulations in order to generate the Pareto front, which can be computationally intensive.

2. synthesis 不會考慮 non-ideal effect (parasitics effect and physical effect) 因此 post-layout 後的結果可能不符合 spec.

2019

2. (15%) While you are running code coverage analysis, you got a coverage report as shown right. What are the meanings about the numbers in the bottom window and the red lines in the upper window? In your opinions, is the result good enough for functional verification? What can we do for the users who are not satisfied with the results?

The screenshot shows a code coverage analysis interface. At the top, there is assembly code for a state transition function:

```
case (current_state)
    S1_0 : begin
        readyu1; addresscode[3:0];
        case (opcode[7:1])
            4'b0000: begin
                u_out=0; u_reg_a=0; u_reg_b=0; u_reg_c=1; u_mem=0;
                sel=RLU_DUT; next_state=S1_0;
            end
            4'b0001: begin
                u_out=0; u_reg_a=0; u_reg_b=0; u_reg_c=0; u_mem=0;
                sel=RLU_DUT; next_state=S1_0;
            end
            4'b0010: begin
                u_out=0; u_reg_a=0; u_reg_b=0; u_reg_c=1; u_mem=0;
                sel=RLU_DUT; next_state=S1_0;
            end
            4'b0011: begin
                u_out=0; u_reg_a=0; u_reg_b=0; u_reg_c=1; u_mem=0;
                sel=RLU_DUT; next_state=S1_0;
            end
            4'b1000: begin
                u_out=0; u_reg_a=0; u_reg_b=0; u_reg_c=1; u_mem=0;
                sel=RLU_DUT; next_state=S1_0;
            end
    end
endfunction
```

Below the code, there is a testbench header:

```
testbenches/medalab/marybj6/PHD/course/CAD/HW3/cpu_bug.v
```

The coverage report table at the bottom shows:

Category	Coverage
Block	29.17%
Statement	15.75%

1. upper: 沒有被執行到的 statement

bottom: Block, statement coverage 的比例。

2. 不夠, statement coverage 為 100% 代表有 case 沒測到。

儘管 100% 也無法代表 design 正確, 但至少需 100%, verification 才有可信度

3. design 沒錯的情況下, 增加 random pattern 數量或手
動 corner case

3. (15%) What are the benefits and drawbacks of using the simulation-based approach and formal-based approach for functional verification?? What are the keys to improve the efficiency of simulation-based verification??

sim :
adv: 可以簡單方法驗證複雜 design.
dis: 需要大量 pattern 驗證, 很難完全測出所有可能。

formal :
adv: 能覆蓋完整的設計狀態, 速度快。 ch6.p36
dis: 需要 memory 佔 BDD, 太大的 design 可能會導致 state explosion.

improve : faster simulator, testbench Tools

To speed up logic simulation by mapping some gate-level netlist into specific hardware

4. (15%) What is “equivalent checking” verification technique? What are the benefits and limitations of this technique?? Is it possible to have false alert in real cases with this technique??? Please explain your reasons. 情況

1. 檢查兩 gate-level circuit 或 HDL 和 gate-level design 有無匹配 (mismatch) ch8 p10. 檢查兩個design功能是否相同

2.
adv: 檢查所有 input 可能 (solve SAT problem).

dis: 只檢查 implementation errors 不是 design errors
如果比較的 design 本身就是錯的，便無法被偵測

② 有可能，可能因建模過程有元件遺漏或人為失誤都
有可能造成 false alert.

5. (15%) What are the differences of using top-down and bottom-up approaches for analog behavioral modeling in mixed-signal system designs? How can they help designers in the design flow??

= |DAC|

1. Top-down: 可簡略驗證 AMS system 而未考慮 non-ideal effect

Bottom-up: 加入 non-ideal effect 使驗證更精確。ch9 14

2. Top-down 可幫助新 design 有個雛形, 再逐步修改。

Bottom-up 適合用於 IP-based SOC designs 也更精確驗證。

6. (10%) Given a 2-bit DAC circuit, please show the analog section of the behavioral model for this circuit based on Verilog-A. The maximum input voltage is 1.0V, and the signal frequency is 250MHz. The output signal has a 0.5ns rising time and a 0.4ns falling time, and its input-to-output delay time is 1ns.

```
module DAC(in,out);
    input [0:1] in;
    output out;
    wtrage in,out;
    parameter vth=1;
    real code;
    integer pow2[0:dac_size];
    analog begin
        @initial_stop
        for (i=0; i< dac_size; i=i+1)
            code = code + (in[i])>vth? 1 : 0;
        out <+ transition(code/pow2[dac_size-1], 0.5, 0.4);
    end
endmodule.
```

以下為3-bit的範例，比較清楚

```
`timescale 1ns/1ps

module dac_3bit (
    input [2:0] digital_in, // 3-bit digital input
    output real analog_out // Analog output
);
// 定義參數
parameter real V_MAX = 1.0; // 最大輸出電壓
parameter real DELAY = 1.0; // 輸入到輸出的延遲時間 (ns)
parameter real RISE_TIME = 0.5; // 上升時間 (ns)
parameter real FALL_TIME = 0.4; // 下降時間 (ns)

// 中間變量
real v_out;

// 行為模型，n-bit input就有 $2^n$ 種case
always @* begin
    case (digital_in)
        3'b000: v_out = 0.0;
        3'b001: v_out = V_MAX / 7.0;
        3'b010: v_out = 2 * V_MAX / 7.0;
        3'b011: v_out = 3 * V_MAX / 7.0;
        3'b100: v_out = 4 * V_MAX / 7.0;
        3'b101: v_out = 5 * V_MAX / 7.0;
        3'b110: v_out = 6 * V_MAX / 7.0;
        3'b111: v_out = V_MAX;
        default: v_out = 0.0;
    endcase
end

// 延遲和上升/下降時間處理
analog begin
    analog_out <+ transition(v_out, DELAY, RISE_TIME, FALL_TIME);
end

endmodule
```

2021

Computer-Aided Design (IEE6661)

1. (15%) Why simulation-based functional verification often takes a lot of time for large designs? Is formal-based functional verification able to solve those issues? If so, why formal verification is not so popular in current design flow?

2. (10%) ...

```
case (current_state)
  S1_0 : begin
    ready[1] & address[3:0];
    case (opcode[7:4])
      ...
```

- 要完整的驗證所有可能的 case 需要大量 pattern, 且產生 testbench 也需要額外時間。
- formal 不需 input pattern, 使用理論推導而可達 100% coverage
- 電路大, 過於複雜, formal 會 state explosion.

5. (15%) Compared to the original Verilog language, what are the major extensions of Verilog-AMS? If we use the original Verilog language to model analog circuits, what issues should be solved??

- 支援一些 analog function: 微分積分...
contribution operator: <+ .
包含單位的宣告: electrical
等 analog behavior description
- 缺少許多 analog modeling 的功能的語法, 無法做微分
積分等 function, 只能用近似導致正確率下降.

- ✓ 6. (15%) What are the major non-ideal effects in an OPA circuit? How can we model those effects accurately in behavioral models??

1. noise, finite OP gain, slew rate, settling response,

- ② Extract 上述的 non-ideal effects 由 simulation results.

 - DC Gain: Measure the input/output voltages to get the real value.
 - Output slew Rate: Measure the output slew rate of two different inputs
to find the slew rate equation.
 - Settling Response: 把標準形式的變因換成可量測的，再代入取得值
 - Noise: Obtained by Hspice command (.noise)

由以上參數建起的 behavioral model 較精準。

7. (15%) How to consider layout-induced effects in analog circuit sizing? What are the key issues to be solved while considering the layout effects??

Ch 14. p 19. 12.

- ①用 fast performance model for fast estimation of layout-induced effect during sizing. Rough P&R: extract the layout template of the original design.
 | rough estimation before layout.
 - ② for parasitic effects [要避免 sizing-layout loop.]
 for process variations [avoid simulating lot of samples iteratively,
 | 要 fast & 精确 analysis for variation effects.]
 - for lifetime yield [Simulate at every time step → cost 太高。
 | considered with fresh yield simultaneously.]

✓ 8. (15%) What are the benefits and limitations of simulation-based approach and equation-based approach for analog design automation? What are the possible bottlenecks for those circuit synthesis techniques to be applied on real cases?

1. simu: 正確率高, 耗時 general.

ch 13.

equ = 用印較快, 但隨 non-linear equation 正確率下降.

2. synthesis 不會考慮 non-ideal effect (parasitics effect and physical effect) 因此 post-layout 後的結果可能不符合 spec.