Digital Circuits and Logic Design Assignment Report

Wang Anran 19022100074

Han Bingying 19022100071

Hello, Prof. DOUZE, Mr. Zongru.

We have completed all parts of our project in this semester's VHDL major assignment. Here is the report of our assignment.

PART 1—PROCESSING UNIT (UT)

We have written the *ALU.vhd*, and its functionality is complete and working. Then,we wrote the *Banc_de_registres.vhd*. Implementation of the register function.

Mission I.

- Describe and simulate these modules in VHDL behavioral
 We will put the simulation and the ALU in this part together.
- 2) Assemble UAL and the bench as in the diagram below to validate the processing unit.

We wrote the *Re_and_ALU.vhd* to link the register and ALU circuits as shown in the figure.

3) Write a test bench to validate by simulation the correct functioning of the following following operations:

$$-R(1) = R(15)$$


$$-R(1) = R(1) + R(15)$$

$$-R(2) = R(1) + R(15)$$

$$-R(3) = R(1) - R(15)$$

$$-R(5) = R(7) - R(15)$$

We wrote the *ALU_TB.vhd* for functional testing and the simulation results are as follows:




Next, we wrote the Multiplexeur2to1.vhd file to implement the multiplexer functionality.

We have written SE.vhd to implement the symbolic expansion function.

We have written DM.vhd toload and store 64 words of 32 bits.

Mission II.

1) Give the block diagram of these modules




2) Describe and simulate these modules in VHDL behavioral

We put this part of the simulation into the simulation of the processing unit of the final component processor for presentation.

Mission III.

1) Write a VHDL module that performs the assembly of the processing unit.




Based on the diagram given in the topic, we wrote *UT.vhd* to link the whole circuit.

- 2) Write a testbench to validate by simulation the correct operation of :
- The addition of 2 registers The addition of 1 register with an immediate value
- The subtraction of 2 registers
- The subtraction of 1 immediate value to 1 register
- The copy of the value of a register in another register
- The writing of a register in a word of the memory.

- The reading of a word of the memory in a register.

We have written *UT_tb.vhd* to simulate whether the above items will work properly.



The simulation results are shown in the figure below.

PART 2 - INSTRUCTION MANAGEMENT UNIT

To implement this section, we divided it into separate VHDL code for the following modules:

- 1. PC_R.vhd: A 32-bit register (PC register).
- 2. PC_E.vhd: An extension unit from 24 to 32 signed bits.
- 3. *instruction_memory.vhd*: A 64-word, 32-bit instruction memory similar to that of the processing unit.
- 4. ADD1.vhd: If nPCsel = 0, PC = PC + 1;

5. ADD2.vhd: If nPCsel = 1, PC = PC + 1 + SignExt(offset)


6. MUL2to1.vhd


Finally, we wrote the *IMU.vhd* file to connect the above circuits together for simulation.

Mission

1) Describe and simulate the instruction management unit

We wrote the *IMU_tb.vhd* file for testing and the results are shown in the figure below.





PART 3 - CONTROL UNIT

According to the requirements of the topic, we wrote the following VHDL file:

- 1. *PSR.vhd*: 32 bit register with load control;If WE=1, the register stores the value placed on the DATAIN bus. If WE=0, the register keeps its previous value.
- 2. Instruction_Decoder.vhd: This combinatorial module generates the control signals for the processing unit, the instruction the instruction management unit, as well as the PSR register, all described previously described.

Mission


1) Complete the table "command values" in the attachment, which will summarize the actions of the decoder according to the instructions.

INSTRUCTION	nPCSel	RegWr	ALU5rc	ALUCT	PSREn	MemWr	WrSrc	RegSe
ADDi		1	1	00			0	-
ADDr		1	0	00			0	
BAL	1							
BLT	1							
СМР			1	10	1			
LDR		1	1	00		0	1	-
MOV		1	1	01			0	_
STR		1	1	00		1	-	1

Type d'Instruction	Code Assembleur		Actions	
Traitement de Données	ADD	Rd, Rn, Rm	Rd := Rn + Rm	
	ADD	Rd, Rn, #Imm	Rd := Rn + Imm	
	MOV	Rd, #Imm	Rd := Imm	
	CMP	Rn, #Imm	Flag := Rn - Imm	
Accès Mémoire	LDR	Rd, [Rn, #Offset]	Rd := Mem[Rn + Offset]	
	STR	Rd, [Rn, #Offset]	Mem[Rn + Offset] := Rd	
Branchements	B{AL} BLT	label	PC := PC + Offset Flag => PC := PC + Offset	

2) Describe in VHDL the two modules of the control unit. The 32-bit PSR register, if it receives a load command, will loading, will acquire the N flag of the ALU on its low weight, and 31 bits to 0 on its high weights.

We have written the *CU.vhd* file to implement the functionality described in the topic. This file contains the PC registers and decoders written previously. We use the following image to illustrate the functionality of the instructions executed by this code.



PART 4 - ASSEMBLY AND VALIDATION OF THE PROCESSOR

We must now finalize the modeling of the processor by assembling its three main units

- The instruction management unit
- The processing unit
- The control unit

Misson

1) Complete the previously designed processing unit by adding a multiplexer with 2 inputs on 4 bits driven by the control signal RegSel control signal generated by the control unit. This multiplexer will be placed at the input of the address address of the register bank, as it is represented on the diagram of the processor in the appendix.


This part we have embodied in the code.

2) Assemble the processor from its three units.


We wrote the *AP.vhd* file to link the first three parts together.

3) Simulate the execution of the test program by the processor and verify its correct operation. It may be necessary to initialize some data in the Data Memory (from 0x20 to 0x2A)

We wrote the *AP_tb.vhd* file to perform the test, and the output simulation waveform is shown below.



The overall circuit is shown in the following figure.



PART 5 - COMPLETE PROCESSOR TEST

Misson


- 1) Find the binary code of this small program from the operating code of the code of the ARM7TDMI instructions given in the Appendix
- 2) Modify the VHDL code of the instruction memory by creating a new component called *instruction_memory2.vhd*
- 3) Simulate the execution of this second test program by the processor and check its correct operation. It will be necessary to initialize some data in the Data Me mory (from 0x20 to 0x2A)

The modified code is as follows.

```
14
    - variable result : RAM64x32;
15 Degin
16 p for i in 63 downto 0 loop
17
    result (i):=(others=>'0');
     end loop; -- PC -- INSTRUCTION -- COMMENTAIRE
19
     result (0) :=x"E3A00010";-- 0x0 _main -- MOV R0,#0x10 -- R0 = 0x10
     result (1) :=x"E3A01001";-- 0x1 -- MOV R1,#1 -- R1 = 0
20
    result (2) :=x"E6103000";-- 0x2 _for -- LDR R3,0(R1) -- R3 = DATAMEM[R1]
21
    23
24
25
27
28
    result (10):=x"EAFFFFFF";-- 0xA wait -- BAL wait
                                                   -- PC = PC + 1 + (-1)
29
30
    return result;
31
    - end init mem;
32    signal mem: RAM64x32 := init_mem;
```

The simulation diagram is as

follows.




PART 6 - INCREASING THE INSTRUCTION SET

The modified code is as follows.

```
C:/Users/hp/Desktop/sd/final/final/PART4/Instruction_memory3.vhd
File Edit View Tools Bookmarks Window Help
... C:/Users/hp/Desktop/sd/final/final/PART4/Instruction_memory3.vhd - Default ===
                                                                                                                      _ + * ×
 [ • 275000 ps · 1 ▶
     function init_mem return RAM64x32 is
 16
17
18
19
             variable result : RAM64x32;
                  end loop;
                                                                                -- COMMENTAIRE
 23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
             return result;
      end init_mem;
       signal mem: RAM64x32 := init mem;
             Instruction <= mem(to_integer (unsigned (PC(5 downto 0))));</pre>
       end architecture;
                                                                                                            Ln: 46 Col: 17
```

The simulation diagram is as follows.



Summary

Through this project, I was able to build a unicycle processor thanks to three sub-units, themselves composed of sub-blocks. Thanks to the increase of the instruction set, the processor was able to realize a sorting algorithm. To make it even more efficient and able to accommodate a larger number of programs, we could add more instructions.