
子类型(马型)

C9 – Sous-Types (subtype)

=> décrire des mémoires. 描述舒适

Yann DOUZE VHDL




Types de données et Packages

```
package MY_TYPES is
  type CODE is (A, B, C, D, E);
end package MY_TYPES;
```

```
Dans un fichier séparé
连样的文件
```

appeler july use WORK.MY_TYPES.all;
entity FILTER is
port(IP: in CODE;
OP: out CODE);
end entity FILTER;



```
use WORK.MY_TYPES.all;
...
signal I, O : CODE;
...
U1: entity work.FILTER port map (IP => I, OP => O);
```

3

4

MATTERSous-types du type entier

```
type INTEGER is range -2**31+1 to 2**31-1; (subtype NATURAL is INTEGER range 0 to 2**31-1; subtype POSITIVE is INTEGER range 1 to 2**31-1;
```

Définit dans le package STD.STANDARD

```
subtype SHORT is INTEGER range -128 to +127; subtype LONG is INTEGER range -2**15 to 2**15-1; signal (S: SHORT; signal (L): LONG;

Sous-types définit par l'utilisateur
```

```
variable (I): INTEGER range 0 to 255; Sous-type anonyme
```

```
I:=-1; X unpilation
S <= L; Ces assignements sont ils erronés?

(a dipart

umpilation / たはなくら、 /

l'exécution X
```



数块数线 Synthèse des sous-types entier

```
subtype Byte is INTEGER range 0 to 255;
signal B: Byte;
                                     8 bits, non signé
subtype Int8 is INTEGER range -128 to +127;
```

```
signal I: Int8;
                                     8 bits, signé complément à 2
```

```
subtype Silly is INTEGER range 1000 to 1001;
signal S: Silly;
                                     10 bits, non signé
```

```
signal J: INTEGER;
                               32 bits, complément à 2, attention!
```

5

Opérateurs Arithmétique

> OK pour la synthèse 双繞 Dépend de l'outil 秋子春至头 * / Exposant A^B= A**B Constantes ou puissances de 2 Exemples: A/4 ou 2**N Reste après A/B remaind rem 秋 A modulo B mod 秋 Valeur absolue IAI Dépend de l'outil abs =Différent 1 /= < 🏲 OK pour la synthèse 双拳 Pareil que l'assignement d'un signal <= 为各多对海超司 >




Représentation des valeurs entières

Nombres entiers

```
0
            1e_6 = 1E_6 = 1000000 = 1_000_000
                                                   ignoré
```

Ecrire un STD_LOGIC_VECTOR en binaire, octal et hexadécimal




7

Sous-types d'un tableau (array)

```
自定义了一个 类型
library IEEE;
                                        的数据类型
use IEEE.STD_LOGIC_1164.all;
package BusType is
  subtype DataBus is STD_LOGIC_VECTOR (7) downto(0);
end package Bustype;
library IEEE;
use IEEE.STD_LOGIC_1164.all;
Use WORK.BusType.all;
   纪的年 红的拉车包
Entity CNTL is
  port(CLK : in STD_LOGIC;
           : in
                     DataBus;
        Sin : in
                     STD_LOGIC_VECTOR(3 downto 0);
             : out
                     DataBus;
                     STD_LOGIC_VECTOR(1 downto 0));
        Sout : out
End entity CNTL;
```



Les types tableaux (array)



自体器建模


Modélisation des mémoires

```
entity DualPortRam is wow 後出條化
    port ( Clock, Wr, Rd : in Std_logic;
le by dodresse - Addr Wr HAddr Rd: in Std_logic_vector (3 downto 0);
           DataWr
                           : in Std logic vector(7 downto 0);
le bus de data <
           DataRd
                            : out Std_logic_vector(7 downto 0));
 end entity
 architecture modele of DualPortRam is
     type RamType is array (0 to 15) of Std_logic_vector (7 downto 0);
     signal RAM : RamType;
 begin
    process (Clock)
    begin
      if RISING_EDGE(Clock) then
         if Wr = '1' then
           Ram(To_integer(Unsigned(AddrWr))) <= DataWr;</pre>
         end if;
         if Rd = '1' then
           DataRd <= Ram(To_integer(Unsigned(AddrRd)));</pre>
         end if;
      end if;
    end process;
 end architecture;
```

10

Instancia

自然為人 Instanciation de mémoire





```
Signal A: STD_LOGIC_VECTOR(...);
process(A)
  variable V: STD LOGIC;
begin
   V := '0';
                                            Pas générique 🚧 🕅
   for I in 0 to 7 loop
      V := V \times A(I);
   end loop;
                                                          ) 了通用
   for I in A'RANGE loop
                                                 Bien
      V := V \text{ xor } A(I);
                                           generique
Design Reuse
   end loop;
end process
```



```
signal A: STD_LOGIC_VECTOR(7 downto 0);
subtype SHORT is INTEGER range 0 to 15;
type MODE is (W, X, Y, Z);
```

松丛层世

严能使用

Attributs de tableau (à utiliser dès que possible)

```
A'LOW = 0 14 15
A'HIGH = 7 15
A'LEFT = 7
A'RIGHT = 0
```

```
A'RANGE = 7 downto 0
A'REVERSE_RANGE = 0 to 7
A'LENGHT = 8
```

基型属性

在乌台要避免一段特

• Attributs de type (à éviter en synthèse) 12 modélisation, 16 + 164

```
SHORT'LOW = 0
SHORT'HIGH = 15
SHORT'LEFT = 0
SHORT'RIGHT = 15
```

```
MODE'LOW = W
MODE'HIGH = Z
MODE'LEFT = W
MODE'RIGHT = Z
```



```
Type BCD6 is array (5 downto 0) of STD_LOGIC_VECTOR(3 downto 0);

synthete X

(Variable V: BCD6 := ("1001", "1000", "0111", "0110", "0101", "0100");
```

```
V := ("1001", "1000", others => "0000");

V := (3 => "0110", 1 => "1001", others => "0000");

V := (others => "0000");
```

```
Variable A: STD_LOGIC_VECTOR(3 downto 0);
A := (others => '1');
```



port (A,B: in STD_LOGIC);

难以判定数据类型

```
process(A, B)
begin condition  
case A & B is
when "00" = > ...
ambigus
```

Illégal! 存在 ompilateur X

```
library IEEE;
use IEEE.NUMERIC_STD.all

variable N: INTEGER;

N := TO_INTEGER("1111");
```

模麵的



Expressions de qualification

```
process(A, B)
subtype T is STD_LOGIC_VECTOR(0 to 1);
begin
case T'(A & B) is
when "00" = > ...
```

```
N := TO_INTEGER(UNSIGNED'("1111")):

N = 15

N := TO_INTEGER(SIGNED'("1111")):
```