

Yann DOUZE



```
-- entité du composant COUNTER
entity COUNTER is
                                                        Valeur par défaut
  port (CLK, RST : in
                           Std logic;
                           Std_logic := '0';*
         UpDn : in
                  : out
                           Std_logic_vector(2 downto 0));
end entity;
--Architecture STRUCT d'un composant BLOK instanciant COUNTER
architecture STRUCT of BLOK is
                                                            Non connecté 没
begin
  -- association par position 经数率
  G1: entity work.COUNTER port map (Clk32MHz, RST, open, Count);
  -- association par nom 乌边英
  G2 : entity work.COUNTER port map( RST => RST.
                                       CLK => Clk32MHz,
                                       Q(2) \Rightarrow Q1MHz,
                                       Q(1) \Rightarrow Q2MHz,
                                       Q(0) \Rightarrow Q4MHz);
end architecture;
                                                             VHDL 93
```

8位线 Compteur 8 bits

```
entity COUNTER8BIT is
              RST: in Std_logic;
: out Std_logic_vector((7) ownto (0));
  port (CLK, RST : in
end entity;
architecture RTL of COUNTER8BIT is
  signal CNT: unsigned ( downto );
  process (CLK, RST)
  begin
    if RST = '1' then
      CNT <= "00000000";
    elsif rising_edge(CLK) then
      CNT <= CNT + '1';
    end if:
  end process;
  Q <= std_logic_vector(CNT);</pre>
end architecture;
```

3

通州 发系 Compteur génériques

```
entity COUNTER is
generic(N): integer: \( \frac{48}{2} \);
port (CLK, RST : in Std_logic;
                  : out Std_logic_vector(N-1 downto 0));
end entity;
farchitecture RTL of COUNTER is
   signal CNT: unsigned (N-1 downto 0);
begin
   process (CLK, RST)
  begin
     if RST = '1' then
       CNT <= (others => '0');
     elsif rising_edge(CLK) then
       CNT <= CNT + '1';
     end if;
   end process;
   Q <= std_logic_vector(CNT);</pre>
 end architecture;
```

4

何化連邦組件 Instanciation d'un composant générique

```
-- l'entité du composant COUNTER
entity COUNTER is
  generic(N : integer:=8);
 port (CLK, RST : in Std_logic;
                : out Std_logic_vector(N-1 downto 0));
end entity;
-- Utilisé dans l'architecture STRUCT d'un composant BLOK
architecture STRUCT of BLOK is
  signal Count4: std_logic_vector(3 downto 0);
  signal Count6: std-logic_vector(5 downto 0);
begin
 U1: entity work.COUNTER generic map (4)
-- association par position
port map(CLK , RST, Count4);
   association par nom
 U2: entity work.COUNTER generic map (N => 6)
port map (CLK => CLK, RST => RST, Q => Count6);
                                                                5
end architecture;
```



Les délais génériques

```
-- Entité du composant NAND2
     entity NAND2 is the definition for the definition of the part default
generic (TPLH, TPHL: TIME := 0 NS);
       port (A, B: in Std_logic;
                   : out
                            Std logic);
     end entity;
     -- Architecture STRUCT du composant BLOK
     architecture STRUCT of BLOK is
       signal N1, N2, N3, N4, N5, N6, N7, N8, N9 : Std_logic;
     begin
       G1: entity work.NAND2 generic map (1.9 NS, 2.8 NS)
            port map (N1, N2, N3);
       G2: entity work.NAND2 generic map (TPLH => 2 NS, TPHL => 3 NS)
            port map (A => N4, B => N5, F => N6);
       G3: entity work.NAND2 port map (A \Rightarrow N7, B \Rightarrow N8, F \Rightarrow N9);
     end architecture;
```

Instruction generate 7多次以外。

```
G3(0).C1
architecture A1 of BLOK is
                                  Structure régulière
                                                        A(0) \rightarrow B(0)
G1: for I in SOME_RANGE generate
                                                       A(1) -
                                                                         B(1)
    -- Instanciation de composant ou process
 end generate;
                              Structure optionnelle
                                                        A(2) -
                                                                          B(2)
G2: if CONDITION generate
                                                        A(3)
                                                                         B(3)
    -- Instanciation de composant ou process
 end generate;
                                                        A(4) -
                                                                          B(4)
--Exemple :
                                                        A(5)
                                                                         B(5)
G3: for I in 0 to 7 generate
  C1: entity work.COMP port map (D=>A(I),Q=>B(I));
                                                        A(6)
                                                                          B(6)
end generate;
                                                        A(7) -
                                                                          B(7)
end architecture;
                                                               G3(7),C1
```



```
Cin ADDC1

B U2

A Z SUM

ADDC1

B U3

Cin ADDC1

B U3

Cin ADDC1

B U4
```

```
generic \mathbb{N} positive := 4;
  port (MCin : in std_logic;
          A,B: in std_logic_vector(N-1 downto 0);
          Cout : out std_logic;
          SUM: out std_logic_vector(N-1_downto 0));
end entity;
architecture STRUCT of ADDN is
signal C: std_logic_vector(N downto 0);
begin
  C(0) \ll Cin;
  L1: for I in A'reverse_range generate
     UI : entity work.ADDCI port map(
     Cin \Rightarrow C(I), A \Rightarrow A(I), B \Rightarrow B(I),
     SUM \Rightarrow SUM(I), Cout \Rightarrow C(I+1);
  end generate;
  Cout \leftarrow C(N):
end architecture;
```