


C5 – Fichiers et Librairies

Yann DOUZE
VHDL

Compilation

Fichiers VHDL contenant
des « design units »




编译


包含“设计单元”的
VHDL文件



Analysis



ELaboration



综合

仿真

Analysis

Analysis is the process where the design files are checked for syntactic and semantic errors. The syntactic rules are dictated by the language.

Synthesis


During Synthesis, the design is mapped from RTL generic constructs to gate-level components. On an FPGA the building blocks are the device primitives: LUTs, flip-flops, memories, PLLs, input-output pins, etc.

Elaboration

The compiler explores the top-down design hierarchy and builds an interconnection table until it reaches the building blocks of the design. VHDL designs are hierarchic by nature. The top entity instantiates signals, components and processes. Each component instantiates additional signals, components and processes. At this step the building blocks are still generic RTL constructs: Logic gates, registers, memories, etc.

工作库 Librairie de travail

Fichiers VHDL contenant
des « design units »



上下文语句 ⇒ 声明 La clause de contexte

```
library IEEE;  
use IEEE.STD_LOGIC_1164.all;  
① entity TEST_BENCH1 is  
end entity;  
  
architecture TB of TEST_BENCH1 is  
...  
end architecture;  
  
library IEEE;  
use IEEE.STD_LOGIC_1164.all;  
② entity ENTITY2 is  
port( ... );  
end entity;  
  
architecture RTL of ENTITY2 is  
...  
end architecture;
```

Entité vide => la clause
de contexte se reporte
devant l'architecture

Chaque entité/ package/
configuration nécessite
une clause de contexte

若在同一文件中有多个实体，
则每个实体前都要声明一次。

Clause de contexte implicite

包含的. 隐式的

不用声明, 默认就有


```
library STD, WORK;  
use STD.STANDARD.all;
```

Inclut par défaut

```
INTEGER 0 1 99  
BIT      '0' '1'  
BOOLEAN FALSE TRUE  
STRING   "Hello World"  
TIME     10 NS
```

Types du package
STD.STANDARD

Ordre de la compilation





Style Recommandé

推荐样式

VHDL 93 2008

缩进
Indentation

Instanciation
directe

```
architecture BENCH of NOR2_TB is

    signal A, B, F: STD_LOGIC;

begin
    stimulus: process is
    begin
        A <= '0';
        B <= '0';
        wait for 10 NS;
        B <= '1';
        wait;
    end process stimulus;

    UUT: entity work.NOR2 port map (
        A => A,
        B => B,
        F => F);


end architecture BENCH;
```

对齐
Alignement

Des espaces

Des labels
compréhensibles

Association
par nom



Noms des labels

标签名称

Identifiant = lettres, nombres et underscores

G4X6 Gate_45 extended! "£\$%^&* () \ un slash 斜杠

TheState The_State

Noms différents

大小写字母
La casse est ignorée pour les identifiants

INPUT Input input

mêmes noms

Beaucoup d'identifiant son des mots réservés 留作专用的

And buffer bus function register select

Identifiants illégaux ...

4plus4 A\$1 V-3 The__State _State_

Double underscore