


Architecture des Processeurs

Micro-architecture d'un processeur Multi-Cycle

yann.douze@sorbonne-universite.fr

Abstract View of our single cycle processor



What's wrong with our CPI=1 processor?

Arithmetic & Logical



Load



Store



Branch




Jump



- Long Cycle Time
- All instructions take as much time as the slowest
- Real memory is not so nice as our idealized memory
 - cannot always get the job done in one (short) cycle


Reducing Cycle Time

- Cut combinational dependency graph and insert registers
- Do same work in two fast cycles, rather than one slow one




Partitioning the CPI=1 Datapath

- Add registers between smallest steps




Basic Limits on Cycle Time

- Next address logic
 - $PC \leq \text{branch} ? PC + 1 \text{ or } PC + \text{offset}$
- Instruction Fetch
 - $\text{InstructionReg} \leq \text{Mem}[PC]$
- Register Access
 - $A \leq R[rn], B \leq R[rm]$
- ALU operation
 - $\text{ALUout} \leq A + B$



Example Multicycle Datapath



- Critical Path ?

Invoke step-by-step processor design technique

Step 1: ISA => Logical Register Transfers

Step 2: Components of the Datapath

Step 3: RTL + Components => Datapath

Step 4: Datapath + Logical RTs => Physical RTs

Logical RTs use ISA visible registers

Physical RTs use intermediate registers also


Step 5: Physical RTs => Control

Step 4: R-rtype (add, sub, . . .)

- Logical Register Transfer
- Physical Register Transfers

inst	Logical Register Transfers
ADD	$R[rd] \leftarrow R[rn] + R[rm]; PC \leftarrow PC + 1$

inst	Physical Register Transfers
	$IR \leftarrow MEM[pc]$
ADD	$A \leftarrow R[rn]; B \leftarrow R[rm]$
	$S \leftarrow A + B$
	$R[rd] \leftarrow S; \quad PC \leftarrow PC + 1$




Step 4: Logical immediate

- Logical Register Transfer
- Physical Register Transfers

inst Logical Register Transfers

ORI $R[rd] \leftarrow R[rn] \text{ OR } ze(imm8); PC \leftarrow PC + 1$

<u>inst</u> <u>Physical Register Transfers</u>	
	$IR \leftarrow MEM[pc]$
ORI	$A \leftarrow R[rn], B \leftarrow R[rn]$ side effect
	$S \leftarrow A \text{ or } ZeroExt(imm8)$
	$R[rd] \leftarrow S; \quad PC \leftarrow PC + 1$




Step 4 : Load

- Logical Register Transfer
- Physical Register Transfers

inst Logical Register Transfers

LDR $R[rd] \leftarrow MEM(R[rn] + sx(imm8));$
 $PC \leftarrow PC + 1$

<u>inst</u>	<u>Physical Register Transfers</u>
	$IR \leftarrow MEM[pc]$
LDR	$A \leftarrow R[rn]; B \leftarrow R[rt]$
	$S \leftarrow A + SignEx(imm8)$
	$M \leftarrow MEM[S]$
	$R[rd] \leftarrow M; \quad PC \leftarrow PC + 1$




Step 4 : Store

- Logical Register Transfer
- Physical Register Transfers

inst Logical Register Transfers

STR $MEM(R[rn] + sx(imm8) \leftarrow R[rd];$
 $PC \leftarrow PC + 1$

<u>inst</u>	<u>Physical Register Transfers</u>
	$IR \leftarrow MEM[pc]$
STR	$A \leftarrow R[rn]; B \leftarrow R[rd]$
	$S \leftarrow A + SignEx(imm8);$
	$MEM[S] \leftarrow B$ $PC \leftarrow PC + 1$



Step 4 : Branch

- Logical Register Transfer

inst Logical Register Transfers

BEQ if $R[rn] == R[rm]$

 then $PC \leftarrow PC + sx(imm24)$

 else $PC \leftarrow PC + 1$

- Physical Register Transfers

inst Physical Register Transfers

 IR \leftarrow MEM[pc]

 A \leftarrow R[rn]; B \leftarrow R[rm]


BEQ|Eq PC \leftarrow PC + 1

inst Physical Register Transfers


 IR \leftarrow MEM[pc]

 A \leftarrow R[rn]; B \leftarrow R[rm]

BEQ|Eq PC \leftarrow PC + sx(imm16)



Multiple cycle datapath with control lines



Step 4

Control Specification for multicycle datapath

