

Yann DOUZE VHDL

1



• Définition d'un nouveau type de donnée

```
type Opcode is (Add, Neg, Load, Store, Jmp, Halt);
signal S: Opcode;
```

 $S \leftarrow Add;$

```
process(S)
begin
case S is
when Add =>
...
```



数数约件的 Synthèse des types énumérés

• Encodage du type énuméré pour la synthèse


虽然编程是会被自定义,但是在综合后,系统会分配二进制编码,在FPGA内会被实现为独热码。

	Binaire	One hot
Add	000	100000
Neg	001	010000
Load	010	001000
Store	011	000100
Jmp	100	000010
Halt	101	000001
	1	1
	ASIC	FPGA

3



数域型Les Types définit par défaut



多的逻辑类型 Les types logiques à valeurs multiple

```
Dans le package STD.STANDARD
type BOLEAN is (False, True);
type BIT is ('0', '1');
```

```
C Dans le package IEEE.STD LOGIC 1164
type STD ULOGIC is (
      -- non initialisé (par défaut)
                                                 Std ulogic不允许两
ΥΧ',
       -- état inconnu
                                                 个以上的驱动器
`0',
      -- 0 puissant
11',
      -- 1 puissant
      -- Haute impédance
`W',
      -- État inconnu mais faible
      -- 0 faible
`L',
      -- 1 faible
`H',
'-'); -- indifférent (pour la synthèse)
subtype STD_LOGIC is RESOLVED STD_ULOGIC;
```

判决函数

决断函数,用于在多驱动信号时解决信号竞争问题。

Résolution : définit la priorité 5

尺多亿之汉

转换函数,用于从一种数据类型到另一种 数据类型的转换。如在元件例化语句中, 利用转换函数可允许不同数据类型的信号 和端口间,进行映射。

决断函数,用于在多驱动信号时解决信号

BUSS



End process;


Résolution ers et Fonction

subtype STD_LOGIC is RESOLVED STD_ULOGIC;

```
Signal BUSS, ENB1, ENB2, D1, D2: STD LOGIC;
TRISTATE1: process (ENB1,D1)
Begin
                                    Driver
if ENB1 = 1' then
                                   Tristate 1
         BUSS <= D1;
                                     BUSS
         BUSS <= 'Z';
                                                           Fonction de
end if;
End process;
                                                           résolution
TRISTATE2: process (ENB2,D1)
                                                      CONSTANT resolution table : stdlogic table := (
Begin
                                    Driver
   if ENB2 = '1' then
                                   Tristate 2
      BUSS <= D2;
                                    BUSS
                                                           ( 'U'.
      BUSS <= 'Z';
                                             和现在 > 大生
   end if:
```


stol-byic 的块断

Résolution de STD_LOGIC



 Les Valeurs les plus hautes dans le schéma sont prioritaires

架約中的彩色值优先。



7

約6年 Valeurs initiales

- Signaux et variables sont initialisés au début d'une simulation.
- La valeur par défaut est la valeur la plus à gauche du type. 對人位建立中最多的位

Attention: La synthèse ignore les valeurs initiales.

```
type Opcode is (Add, Neg, Load, Store, Jmp, Halt);

signal S: Opcode;

valeur initiale Add

variable V1: STD_LOGIC_VECTOR(0 to 1);

variable V2: STD_LOGIC_VECTOR(0 to 1):="01";

signal N: Opcode:= Halt;

constant size: INTEGER := 16;
```

constant ZERO: STD_LOGIC_VECTOR := "0000";



是新的技术 Relation implicite des opérateurs



"U' < "X' < "0' < "1' < "Z' < "w' < "L' < "H' < "-"

Pour le type STD_LOGIC_VECTOR

```
'0' < "00" < "000" < "001" < "100" < "111" < "1
```

Per les opérations de comparaison.

9



Opérations arithmétiques

```
library IEEE;
use IEEE.STD_LOGIC_1164.all;
entity ADDER is
  port ( A, B : in STD_LOGIC_VECTOR(7 downto 0);
          SUM : out STD_LOGIC_VECTOR(7 downto 0));
end entity;
architecture A1 of ADDER is
begin
                               Erreur: "+" n'est pas définit pour
  SUM <= A + B; ←
                                le type STD_LOGIC_VECTOR
end architecture;
```



Utilisation de NUMERIC_STD

```
这里改变了端口的类型, 变成了
library IEEE;
                                       无符号数据显示方式。可以进行。
use IEEE.STD_LOGIC_1164.all;
                                  IEEE Std 1076.3
use IEEE.NUMERIC_STD.all; ←
entity ADDER is
  port (
             A,B: in UNSIGNED (7 downto 0);
             SUM : out UNSIGNED (7 downto 0);
end entity;
architecture A1 of ADDER is
                                Opérateur "+" est surchargé pour
begin
  SUM <= A + B;
                                 les types UNSIGNED et SIGNED
end architecture;
                                                      11
```



Problématique ?

接接地域(成本接到链块) 转接地接到(详)的。 Conversion de type

```
Signal U: UNSIGNED (7 downto 0);
Signal S: SIGNED (7 downto 0);
Signal V: STD_LOGIC_VECTOR (7 downto 0);
```

Conversion entre des types qui sont prochent 接近的类型之间的转换

```
U <= UNSIGNED(S);
S <= SIGNED(U);
U <= UNSIGNED(V);
S <= SIGNED(V);
V <= STD_LOGIC_VECTOR(U);
V <= STD_LOGIC_VECTOR(S);</pre>
```

Le nom du type est utilisé pour la conversion de type

类型名称用于类型转换

13

Solution

```
library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.NUMERIC_STD.all;

entity ADDER is
   port (A,B): in STD_LOGIC_VECTOR(7 downto 0);
        SUM : out STD_LOGIC_VECTOR(7 downto 0));
end entity;

architecture A1 of ADDER is
begin

SUM <= STD_LOGIC_VECTOR(UNSIGNED(A) + UNSIGNED(B));
   -- ou SUM <= STD_LOGIC_VECTOR(SIGNED(A) + SIGNED(B));
end architecture;</pre>
```



接換する(Sinteger 独美) Fonctions de conversion

```
library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.NUMERIC_STD.all;

Signal U: UNSIGNED (7 downto 0);
Signal S: SIGNED (7 downto 0);
Signal N: INTEGER;

Opérations de conversion

N <= TO_INTEGER(U);
N <= TO_INTEGER(S);
U <= TO_UNSIGNED(N,8);
S <= TO_SIGNED(N,8);

Integer 15
```

不了方接一次转换

Conversion entre un INTEGER et un STD_LOGIC_VECTOR

```
library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.NUMERIC_STD.all;
```

```
Signal (V: STD_LOGIC_VECTOR(7 downto 0); Signal (N: INTEGER;
```

```
Fonction de conversion
```

Conversion de type

```
N <= TO_INTEGER(UNSIGNED(V));

V <= STD_LOGIC_VECTOR(TO_UNSIGNED(N, 8));</pre>
```


Conversion de type

Fonction de conversion

V <= STD_LOGIC_VECTOR(SIGNED(V)+1);

16





不过接少钱化

Sommaire de NUMERIC_STD

```
sll srl rol ror
(545) spérateur de décaloge
UNSIGNED x UNSIGNED
SIGNED x INTEGER
```

```
not and or nand nor xor
xnor
pérateur de by'C
UNSIGNED x UNSIGNED
SIGNED x INTEGER
```

```
TO_INTEGER [UNSIGNED
                                 | return INTEGER
TO INTEGER [SIGNED
                                 | return INTEGER
TO_UNSIGNED [NATURAL, NATURAL
                                 l return UNSIGNED
TO_SIGNED
            [INTEGER, NATURAL
                                 ] return SIGNED
RESIZE
            [UNSIGNED, NATURAL
                                 | return UNSIGNED
RESIZE
            [SIGNED,
                      NATURAL
                                 ] return SIGNED
```

Signature (VHDL193)



Exercice 1 (Addition de A,B et C)

```
library IEEE;
use IEEE.STD LOGIC 1164.all;
use IEEE.NUMERIC_STD.all;
Entity ADDER is
port ((A)
                 : in STD_LOGIC_VECTOR(7 downto 0);
                 : in INTEGER;
                 : in SIGNED(7 downto 0));
                 : out STD LOGIC VECTOR(7 downto 0);
end entity;
Architecture BEHAVIOUR of ADDER is
Begin
         SUM <= std_logic_vector(signed(A) + B + C);
          SUM <= std_logic_vector to_signed(to_integer(signed(A)) + B + to_integer(C),8));
SUM <=
          SUM <= std_logic_vector signed(A) + to_signed(B,8) + C)
           对值必须是国的数据美型
End architecture;
                                                                 19
```



Exercice 2 (Multiplexeur 8 vers 1)

```
library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.NUMERIC STD.all;
                          故后是std_byic_vector与integers运动程化
entity Mux8tol is
                   in STD_LOGIC_VECTOR(2 downto 0);
port ( Address 424
                   in STD_LOGIC_VECTOR(7 downto 0);
      OP
                   out STD_LOGIC);
end entity;
architecture BEHAVIOUR of Mux8tol is
begin
                       外级用无纤纹
OP <=IP( OP <=IP(to integer(unsigned(Address))); (Address));
end architecture ;
```





Package STD_LOGIC_UNSIGNED/SIGNED

```
library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.STD_LOGIC_UNSIGNED.all;
-- use IEEE.STD_LOGIC_SIGNED.all;
```

Ne pas utiliser en même temps

STD_LOGIC_VECTOR
STD_ULOGIC
INTEGER

STD_LOGIC_VECTOR

< <= > >= = /=

STD_LOGIC_VECTOR

INTEGER

CONV_INTEGER[STD_LOGIC_VECTOR] return INTEGER

Un package propriétaire de Synopsis qui est devenu un stantard.

Avantage: surcharge directe du type STD_LOGIC_VECTOR

Inconvénient: ne surcharge pas tout les opérateurs,

Co package définit une conversion entre le type STD_LOGIC_VECTOR vers INTEGER, mai

Ce package définit une conversion entre le type STD_LOGIC_VECTOR vers INTEGER, mais pour les autres fonctions de type il faut utiliser le type STD_LOGIC_ARITH.



Package STD_LOGIC_ARITH

library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.STD_LOGIC_ARITH.all;

STD_ULOGIC UNSIGNED SIGNED INTEGER UNSIGNED SIGNED < <= > >= = /= UNSIGNED SIGNED INTEGER

CONV_INTEGER[INTEGER/UNSIGNED/SIGNED/STD_ULOGIC] return INTEGER
CONV_UNSIGNED[INTEGER/UNSIGNED/SIGNED/STD_ULOGIC, INTEGER] return UNSIGNED
CONV_SIGNED[INTEGER/UNSIGNED/SIGNED/STD_ULOGIC, INTEGER] return SIGNED
CONV_STD_LOGIC_VECTOR[INTEGER/UNSIGNED/SIGNED/STD_ULOGIC, INTEGER] return
STD_LOGIC_VECTOR

EXT[STD_LOGIC_VECTOR, INTEGER] return STD_LOGIC_VECTOR SXT[STD_LOGIC_VECTOR, INTEGER] return STD_LOGIC_VECTOR



■ Faire l'exercice du C7