
Architecture des Processeurs


Micro-architecture d'un processeur Multi-Cycle

yann.douze@sorbonne-universite.fr

Abstract View of our single cycle processor




What's wrong with our CPI=1 processor?




- Long Cycle Time
- All instructions take as much time as the slowest
- Real memory is not so nice as our idealized memory
 - cannot always get the job done in one (short) cycle

Reducing Cycle Time


- Cut combinational dependency graph and insert registers
- Do same work in two fast cycles, rather than one slow one






Partitioning the CPI=1 Datapath

• Add registers between smallest steps




Basic Limits on Cycle Time

- Next address logic
 - PC <= branch ? PC + 1 or PC + offset
- Instruction Fetch
 - InstructionReg <= Mem[PC]</pre>
- Register Access
 - $-A \leq R[rn], B \leq R[rm]$



Example Multicycle Datapath



Critical Path?

Invoke step-by-step processor design technique

Step 1: ISA => Logical Register Transfers

Step 2: Components of the Datapath

Step 3: RTL + Components => Datapath

Step 4: Datapath + Logical RTs => Physical RTs Logical RTs use ISA visable registers Physical RTs use intermediate registers also


Step 5: Physical RTs => Control

Step 4: R-rtype (add, sub, . . .)

- Logical Register Transfer
- Physical Register Transfers

inst	Logical Register Transfers
ADD	R[rd] <- R[rn] + R[rm]; PC <- PC + 1

inst	Physical Register Transfers
	IR <- MEM[pc]
ADD	A<- R[rn]; B <- R[rm]
	$S \leftarrow A + B$
	$R[rd] \leftarrow S; \qquad PC \leftarrow PC + 1$





Step 4:Logical immediate

- Logical Register Transfer
- Physical Register Transfers

inst Logical Register Transfers

ORI $R[rd] \leftarrow R[rn] OR ze(imm8); PC \leftarrow PC + 1$





Step 4 : Load

Reg File


• Logical Register Transfer


• Physical Register Transfers

Inst. Mem

Vext PC

PC







Step 4 : Store

• Logical Register Transfer

• Physical Register Transfers

inst	Logical Register Transfers
STR	$MEM(R[rn] + sx(imm8) \leftarrow R[rd];$
	$PC \leftarrow PC + 1$





Step 4: Branch

• Logical Register Transfer


inst Logical Register Transfers

BEQ if R[rn] == R[rm]


then PC <= PC + sx(imm24)

else PC <= PC + 1

Physical Register Transfers



Multiple cycle datapath with control lines



Step 4
Control Specification for multicycle datapath

