# YUE **DAI**

University of California, Berkeley | C: 734-272-5298 | yuedai96@berkeley.edu

#### **EDUCATION**

#### University of California, Berkeley – Berkeley, California, United State (09.2018 - )

- Ph.D candidate in Electrical Engineering
- Expected graduation: 05.2023
- M.S in Electrical Engineering (05.2021)

## University of Michigan - Ann Arbor, Michigan, United State (09.2016 - 04.2018)

• B.S in Electrical Engineering

• Overall **GPA**: **3.92** 

#### Shanghai Jiaotong University – Shanghai, China (09.2014 - 06.2016)

• B.S in Electrical and Computer Engineering

• Overall **GPA: 3.83**, rank top 10 in college

#### RESEARCH AREA

Digital Signal Processing, Computer Architecture, VLSI design

#### RESEARCH

# A Scalable Generator of Distributed Massive MIMO Baseband Processing Systems (10.2018 - 05.2022)

- Design the system datapath and implement individual modules in Chisel.
- Fully parameterizable on numbers of antennas and users in the system, and the scale of parallelization.
- System FPGA emulation cooperated with an end-to-end Python simulator for the massive MIMO system.

#### Snappy Compression Accelerator on Rocket Core (1.2019 - 5.2019)

- Design and implement *Snappy* compression algorithm in Chisel as an accelerator of Rocket core.
- The hardware accelerator is capable of compressing data up to 100 times faster than software, at the cost of a slightly decreased compression ratio.

# Wifi Bi-directional Back-Channel Communication System (01.2017 - 10.2017)

- Realize the communication between Ultra Low Power devices and commercial wifi infrastructures.
- Design and implement real-time bi-directional communication system using USRP.
- Sensitivity level back-channel communication system is -94dBm received signal power.

#### 2-way Superscalar MIPS R10K Processor (02.2017 - 05.2017)

- Design and implement a 2-way superscalar OoO processor using R10K structure including fast branch recovery, set-associative cache and load-to-store forwarding load store queue.
- Synthesize and analyze the performance of R10K processor.
- Successfully increase CPI and clock frequency.

#### TEACHING AND WORKING EXPERIENCE

TA for CS252 Computer Architecture (01.2020-06.2020)

**TA for CS267 Parallel Computing (01.2023-05.2023)** 

## Wireless Architecture Research in Apple, Inc (05.2022-08.2022)

• Using ML method for WiFi packet detection

#### **PUBLICATION**

- **Yue Dai**, Maryam Eslami Rasekh, et al. "An Adaptable and Scalable Generator of Distributed Massive MIMO Baseband Processing Systems", *Journal of Signal Processing Systems*, 2022. (invited)
- **Yue Dai**, Harrison Liew, et al. "A Scalable Generator for Massive MIMO Baseband Processing Systems with Beamspace Channel Estimation", *2021 IEEE SiPS*, 2021.

- **Yue Dai**, Greg LaCaille, Harrison Liew, et al. "A Scalable Massive MIMO Uplink Baseband Processing Generator", *2021 IEEE ICC*, Montreal, 2021.
- **Yue Dai**, Wenhao Peng, Yu Wang, et al. "Implementation and Evaluation of Bi-directional WiFi Backchannel Communication." *2018 IEEE 29th PIMRC*, Bologna, 2018.

# PAPER REVIEW EXPERIENCE

- 2021 International Workshop on Signal Processing Systems
- Journal of Signal Processing Systems
- IEEE Transactions on Wireless Communications