# GRIT: Enhancing Multi-GPU Performance with Fine-Grained Dynamic Page Placement


Yueqi Wang\*1, **Bingyao Li\*1**, Aamer Jaleel², Jun Yang¹, Xulong Tang¹


¹University of Pittsburgh, ²NVIDIA





## Multi-GPU is Popular





Ever-growing application complexity and input dataset sizes.



## **Multi-GPU** is Popular




Ever-growing application complexity and input dataset sizes.




### **UVM for Multi-GPU**

Growing trend of multi-GPUs leveraging Unified Virtual Memory (UVM)





## **Multi-GPU Scalability**




#### Why performance gap:

- NUMA data access
- Data transfer
- Address translation


• • • • • •

## **Multi-GPU Page Placement Schemes**

1. On-Touch Migration: Request, Migrate.









**Ping-Pong effect** 



## **Multi-GPU Page Placement Schemes**

2. Access Counter-based Migration: Reaching threshold, Migrate.







**Reduce Ping-Pong migration** 





**Substantial remote access** 



## **Multi-GPU Page Placement Schemes**

### 3. Page Duplication: Read, Duplicate.








**Reduce migration & remote access** 




Significant collapsing overhead



## **Performance of Page Placement Schemes**



## No "one-size-fits-all" page placement scheme






## **Page Access Characteristics**

> The page-sharing / read-write patterns vary within the same application



## A dynamic page placement scheme that can accommodate variations in page access characteristics





## **Problem Summary**

**Problem:** 

Delivered performance is constrained by NUMA overhead

No "one-size-fits-all" page placement scheme

Goal:

Effectively reduce NUMA overhead in multi-GPU by determining page placement scheme at runtime




## GRIT (Fine-GRained dynamIc page placemenT)



Dynamically determine page placement scheme at runtime




## **GRIT – Scheme Change Metric**



Indicator: Number of page faults (local page fault & page protection fault)







## **GRIT – Page Attribute Table and Cache (PA-Table & Cache)**

Write back



#### **Additional memory access**



#### **Facilitate lookup**

### **CPU Memory**

PA-Table			
VPN	Fault Counter	Read/Write	
0xA00	10	0	
0xA01	01	1	

#### **PA-Cache**

Way 0


VPT	FC	R/W
•••		
•••		
•••		
•••		

#### Way 3


VPT	FC	R/W
	•••	

Write allocate



















# Performance gap due to improper scheme before trigger scheme change





## **Page Attributes Characterization**

> The neighboring pages tend to exhibit similar access attributes




# Proactively determine page placement scheme for neighboring pages







## **GRIT: Neighboring-Aware Prediction**






## **GRIT: Neighboring-Aware Prediction**







## **GRIT – Put All Together**





## Methodology


• Simulator: MGPUSim [ISCA 19']

 Workloads: 8 applications from Hetero-Mark, AMDAPPSDK, SHOC, and DNN Mark benchmark suites, including random, adjacent, and scatter-gather access patterns.

Detailed page placement scheme modeling in paper




### **Evaluation – Overall Performance**



GRIT achieves 60%, 49%, and 29% performance improvement compared to uniformly employing on-touch, access counter-based, and page duplication scheme.



### **Evaluation – Scheme Breakdown**



GRIT is able to distinguish page attributes and consistently select the most suitable scheme accordingly.



## **Summary**

**Problem:** NUMA overheads in multi-GPU systems

No "one-size-fits-all" page placement scheme

#### **GRIT:**

- A. Dynamic page placement scheme determines schemes in a fine-grained manner
- B. Neighboring-aware prediction proactively determines adjacent page scheme

Improves **performance** by **60%** on average.



## Thanks! Q&A

GRIT: Enhancing Multi-GPU Performance with Fine-Grained Dynamic Page Placement

Yueqi Wang\*1, *Bingyao Li\*1*, Aamer Jaleel², Jun Yang¹, Xulong Tang¹
¹University of Pittsburgh, ²NVIDIA



