

## nRF52832 Rev 1 Errata v1.2

Doc. ID 4397\_565 v1.2 2016-09-28



## **Contents**

Chapter 1: nRF52832 Rev 1 Errata v1.2	3
Chapter 2: Change log	4
Chapter 3: New and inherited anomalies	6
3.1 [12] COMP: Reference ladder is not correctly calibrated	
3.2 [15] POWER: RAM[x].POWERSET/CLR read as zero	
3.3 [20] RTC: Register values are invalid	
3.4 [31] CLOCK: Calibration values are not correctly loaded from FICR at reset	
3.5 [36] CLOCK: Some registers are not reset when expected	
3.6 [51] I2S: Aligned stereo slave mode does not work	
3.7 [54] I2S: Wrong LRCK polarity in Aligned mode	
3.8 [55] I2S: RXPTRUPD and TXPTRUPD events asserted after STOP	
3.9 [58] SPIM: An additional byte is clocked out when RXD.MAXCNT = 1	10
3.10 [64] NFCT: Only full bytes can be received or transmitted, but supports 4-bit frame	
transmit	11
3.11 [66] TEMP: Linearity specification not met with default settings	12
3.12 [67] NFCT,PPI: Some events cannot be used with the PPI	13
3.13 [68] CLOCK: EVENTS_HFCLKSTARTED can be generated before HFCLK is stable	13
3.14 [72] NFCT,PPI: TASKS_ACTIVATE cannot be used with the PPI	
3.15 [74] SAADC: Started events fires prematurely	14
3.16 [75] MWU: Increased current consumption	
3.17 [76] LPCOMP: READY event is set sooner than it should	15
3.18 [77] CLOCK: RC oscillator is not calibrated when first started	
3.19 [78] TIMER: High current consumption when using timer STOP task only	
3.20 [79] NFCT: A false EVENTS_FIELDDETECTED event occurs after the field is lost	
3.21 [81] GPIO: PIN_CNF is not retained when in debug interface mode	17
3.22 [83] TWIS: STOPPED event occurs twice if the STOP task is triggered during a	
transaction	
3.23 [84] COMP: ISOURCE not functional	
3.24 [86] SAADC: Triggering START task after offset calibration may write a sample to RAM	
3.25 [87] CPU: Unexpected wake from System ON Idle when using FPU FPU	
3.26 [88] WDT: Increased current consumption when configured to pause in System ON idle	
3.27 [89] TWI: Static 400 μA current while using GPIOTE	
3.28 [91] RADIO: Radio performance using CSP package version	
3.29 [97] GPIOTE: High current consumption in System ON Idle mode	20
3.30 [108] RAM: RAM content cannot be trusted upon waking up from System ON Idle or	
System OFF mode	21

## **Chapter 1**

## nRF52832 Rev 1 Errata v1.2

This Errata document contains anomalies for the nRF52832 chip, revision Rev 1 (QFAA-B00, QFAB-B00, CIAA-B00, CHAA-B00).

The document indicates which anomalies are fixed, inherited, or new compared to revision Engineering C.

## **Chapter 2**

# **Change log**

See the following list for an overview of changes from previous versions of this document.

**Table 1: Change log** 

Version	Date	Change
nRF52832 Rev 1 v1.2	28.09.2016	Added: No. 108. "RAM content cannot be trusted upon waking up from System ON Idle or System OFF mode"
nRF52832 Rev 1 v1.1	05.07.2016	<ul> <li>Added: No. 84. "ISOURCE not functional"</li> <li>Added: No. 86. "Triggering START task after offset calibration may write a sample to RAM"</li> <li>Added: No. 87. "Unexpected wake from System ON Idle when using FPU"</li> <li>Added: No. 88. "Increased current consumption when configured to pause in System ON idle"</li> <li>Added: No. 89. "Static 400 µA current while using GPIOTE"</li> <li>Added: No. 91. "Radio performance using CSP package version"</li> <li>Added: No. 97. "High current consumption in System ON Idle mode"</li> </ul>
nRF52832 Rev 1 v1.0	17.02.2016	<ul> <li>Added: No. 12. "Reference ladder is not correctly calibrated"</li> <li>Added: No. 15. "RAM[x].POWERSET/CLR read as zero"</li> <li>Added: No. 20. "Register values are invalid"</li> <li>Added: No. 31. "Calibration values are not correctly loaded from FICR at reset"</li> <li>Added: No. 36. "Some registers are not reset when expected"</li> <li>Added: No. 51. "Aligned stereo slave mode does not work"</li> <li>Added: No. 54. "Wrong LRCK polarity in Aligned mode"</li> <li>Added: No. 55. "RXPTRUPD and TXPTRUPD events asserted after STOP"</li> <li>Added: No. 58. "An additional byte is clocked out when RXD.MAXCNT = 1"</li> <li>Added: No. 64. "Only full bytes can be received or transmitted, but supports 4-bit frame transmit"</li> <li>Added: No. 66. "Linearity specification not met with default settings"</li> <li>Added: No. 67. "Some events cannot be used with the PPI"</li> <li>Added: No. 68. "EVENTS_HFCLKSTARTED can be generated before HFCLK is stable"</li> <li>Added: No. 72. "TASKS_ACTIVATE cannot be used with the PPI"</li> <li>Added: No. 75. "Increased current consumption"</li> <li>Added: No. 75. "Increased current consumption"</li> <li>Added: No. 76. "READY event is set sooner than it should"</li> <li>Added: No. 77. "RC oscillator is not calibrated when first started"</li> <li>Added: No. 78. "High current consumption when using timer STOP task only"</li> <li>Added: No. 79. " A false EVENTS_FIELDDETECTED event occurs after the field is lost"</li> </ul>



Version	Date	Change
		<ul> <li>Added: No. 81. "PIN_CNF is not retained when in debug interface mode"</li> <li>Added: No. 83. "STOPPED event occurs twice if the STOP task is triggered during a transaction"</li> </ul>

## **Chapter 3**

# **New and inherited anomalies**

The following anomalies are present in revision Rev 1 of the nRF52832 chip.

**Table 2: New and inherited anomalies** 

ID	Module	Description	Inherited from Engineering C
12	COMP	Reference ladder is not correctly calibrated	Х
15	POWER	RAM[x].POWERSET/CLR read as zero	Х
20	RTC	Register values are invalid	Х
31	CLOCK	Calibration values are not correctly loaded from FICR at reset	Х
36	CLOCK	Some registers are not reset when expected	Х
51	I2S	Aligned stereo slave mode does not work	Х
54	I2S	Wrong LRCK polarity in Aligned mode	Х
55	I2S	RXPTRUPD and TXPTRUPD events asserted after STOP	Х
58	SPIM	An additional byte is clocked out when RXD.MAXCNT = 1	Х
64	NFCT	Only full bytes can be received or transmitted, but supports 4-bit frame transmit	Х
66	TEMP	Linearity specification not met with default settings	Х
67	NFCT,PPI	Some events cannot be used with the PPI	Х
68	CLOCK	EVENTS_HFCLKSTARTED can be generated before HFCLK is stable	Х
72	NFCT,PPI	TASKS_ACTIVATE cannot be used with the PPI	X
74	SAADC	Started events fires prematurely	Х
75	MWU	Increased current consumption	X
76	LPCOMP	READY event is set sooner than it should	Х
77	CLOCK	RC oscillator is not calibrated when first started	Х
78	TIMER	High current consumption when using timer STOP task only	X
79	NFCT	A false EVENTS_FIELDDETECTED event occurs after the field is lost	Х
81	GPIO	PIN_CNF is not retained when in debug interface mode	Х
83	TWIS	STOPPED event occurs twice if the STOP task is triggered during a transaction	Х
84	COMP	ISOURCE not functional	Х
86	SAADC	Triggering START task after offset calibration may write a sample to RAM	Х



ID	Module	Description	Inherited from Engineering C
87	CPU	Unexpected wake from System ON Idle when using FPU	Х
88	WDT	Increased current consumption when configured to pause in System ON idle	Х
89	TWI	Static 400 μA current while using GPIOTE	Х
91	RADIO	Radio performance using CSP package version	Х
97	GPIOTE	High current consumption in System ON Idle mode	Х
108	RAM	RAM content cannot be trusted upon waking up from System ON Idle or System OFF mode	Х

## 3.1 [12] COMP: Reference ladder is not correctly calibrated

This anomaly applies to IC Rev. Rev 1, build codes QFAA-B00, QFAB-B00, CIAA-B00.

It was inherited from the previous IC revision Engineering C.

#### **Symptoms**

COMP does not compare correctly.

#### **Conditions**

Always.

#### Consequences

COMP module is unusable.

#### Workaround

Execute the following code before enabling the COMP module:

```
*(volatile uint32_t *)0x40013540 = (*(volatile uint32_t *)0x10000324 & 0x00001F00) >> 8;
```

### 3.2 [15] POWER: RAM[x].POWERSET/CLR read as zero

This anomaly applies to IC Rev. Rev 1, build codes QFAA-B00, QFAB-B00, CIAA-B00.

It was inherited from the previous IC revision Engineering C.

#### **Symptoms**

RAM[x].POWERSET and RAM[x].POWERCLR read as zero, even though the RAM is on.

### **Conditions**

Always



#### Consequences

Not possible to read the RAM state using RAM[x].POWERSET and RAM[x].POWERCLR registers. Write works as it should.

#### Workaround

Use RAM[x].POWER to read the state of the RAM.

## 3.3 [20] RTC: Register values are invalid

This anomaly applies to IC Rev. Rev 1, build codes QFAA-B00, QFAB-B00, CIAA-B00.

It was inherited from the previous IC revision Engineering C.

#### **Symptoms**

RTC registers will not contain the correct/expected value if read.

#### **Conditions**

The RTC has been idle.

#### Consequences

RTC configuration cannot be determined by reading RTC registers.

#### Workaround

Execute the below code before you use RTC.

```
NRF_CLOCK->EVENTS_LFCLKSTARTED = 0;
NRF_CLOCK->TASKS_LFCLKSTART = 1;
while (NRF_CLOCK->EVENTS_LFCLKSTARTED == 0) {}
NRF_RTC0->TASKS_STOP = 0;
```

## 3.4 [31] CLOCK: Calibration values are not correctly loaded from FICR at reset

This anomaly applies to IC Rev. Rev 1, build codes QFAA-B00, QFAB-B00, CIAA-B00.

It was inherited from the previous IC revision Engineering C.

#### **Symptoms**

RCOSC32KICALLENGTH is initialized with the wrong FICR value.

#### **Conditions**

**Always** 

#### Consequences

RCOSC32KICALLENGTH default value is wrong.



#### Workaround

Execute the following code after reset:

```
*(volatile uint32_t *)0x4000053C = ((*(volatile uint32_t *)0x10000244) & 0x0000E000) >> 13;
```

This code is already present in the latest system\_nrf52.c file.

## 3.5 [36] CLOCK: Some registers are not reset when expected

This anomaly applies to IC Rev. Rev 1, build codes QFAA-B00, QFAB-B00, CIAA-B00.

It was inherited from the previous IC revision Engineering C.

#### **Symptoms**

After watchdog timeout reset, CPU lockup reset, soft reset, or pin reset, the following CLOCK peripheral registers are not reset: CLOCK->EVENTS\_DONE, CLOCK->EVENTS\_CTTO, CLOCK->CTIV

#### **Conditions**

After watchdog timeout reset, CPU Lockup reset, soft reset, and pin reset.

#### Consequences

Register reset values might be incorrect. It may cause undesired interrupts in case of enabling interrupts without clearing the DONE or CTTO events.

#### Workaround

Clear affected registers after reset. This workaround has already been added into system\_nrf52.c file.

## 3.6 [51] I2S: Aligned stereo slave mode does not work

This anomaly applies to IC Rev. Rev 1, build codes QFAA-B00, QFAB-B00, CIAA-B00.

It was inherited from the previous IC revision Engineering C.

#### **Symptoms**

Sample values for the left channel are transmitted twice (for both channels within a frame), sample values for the right channel are lost.

#### **Conditions**

CONFIG.MODE = SLAVE, CONFIG.CHANNELS = STEREO, CONFIG.FORMAT = ALIGNED.

#### Consequences

Aligned format cannot be used for stereo transmission in Slave mode.

#### Workaround

None.



## 3.7 [54] I2S: Wrong LRCK polarity in Aligned mode

This anomaly applies to IC Rev. Rev 1, build codes QFAA-B00, QFAB-B00, CIAA-B00.

It was inherited from the previous IC revision Engineering C.

#### **Symptoms**

In Aligned mode, left and right samples are swapped.

#### **Conditions**

CONFIG.FORMAT = ALIGNED

#### Consequences

Left and right audio channels are swapped.

#### Workaround

Swap left and right samples in memory.

### 3.8 [55] I2S: RXPTRUPD and TXPTRUPD events asserted after STOP

This anomaly applies to IC Rev. Rev 1, build codes QFAA-B00, QFAB-B00, CIAA-B00.

It was inherited from the previous IC revision Engineering C.

#### **Symptoms**

The RXPTRUPD event is generated when the STOP task is triggered, even though reception (RX) is disabled. Similarly, the TXPTRUPD event is generated when the STOP task is triggered, even though transmission (TX) is disabled.

#### **Conditions**

A previous transfer has been performed with RX/TX enabled, respectively.

#### Consequences

The indication that RXTXD.MAXCNT words were received/transmitted is false.

#### Workaround

Ignore the RXPTRUPD and TXPTRUPD events after triggering the STOP task. Clear these events before starting the next transfer.

## 3.9 [58] SPIM: An additional byte is clocked out when RXD.MAXCNT = 1

This anomaly applies to IC Rev. Rev 1, build codes QFAA-B00, CHAA-B00, CIAA-B00.

It was inherited from the previous IC revision Engineering C.

#### **Symptoms**

SPIM clocks out additional byte.



#### **Conditions**

RXD.MAXCNT = 1

TXD.MAXCNT <= 1

#### Consequences

Additional byte is redundant.

#### Workaround

Use the SPI module (deprecated but still available) or use the following workaround with SPIM:

```
* @brief Work-around for transmitting 1 byte with SPIM.
* @param spim: The SPIM instance that is in use.
* @param ppi channel: An unused PPI channel that will be used by the
workaround.
* @param gpiote channel: An unused GPIOTE channel that will be used by
the workaround.
* @warning Must not be used when transmitting multiple bytes.
* @warning After this workaround is used, the user must reset the PPI
channel and the GPIOTE channel before attempting to transmit multiple
bytes.
* /
void setup workaround for ftpan 58 (NRF SPIM Type * spim, uint32 t
ppi_channel, uint32_t gpiote channel)
    // Create an event when SCK toggles.
    NRF GPIOTE->CONFIG[gpiote channel] = (
       GPIOTE CONFIG MODE Event <<
       GPIOTE CONFIG MODE Pos
       ) | (
        spim->PSEL.SCK <<
        GPIOTE CONFIG PSEL Pos
        GPIOTE CONFIG POLARITY Toggle <<
        GPIOTE CONFIG POLARITY Pos
    // Stop the spim instance when SCK toggles.
   NRF PPI->CH[ppi channel].EEP = (uint32 t) &NRF GPIOTE-
>EVENTS IN[gpiote channel];
   NRF_PPI->CH[ppi_channel].TEP = (uint32 t)&spim->TASKS STOP;
   NRF^-PPI->CHENSET^-=1U << ppi channel;
   // The spim instance cannot be stopped mid-byte, so it will finish
   // transmitting the first byte and then stop. Effectively ensuring
   // that only 1 byte is transmitted.
}
```

## 3.10 [64] NFCT: Only full bytes can be received or transmitted, but supports 4-bit frame transmit

This anomaly applies to IC Rev. Rev 1, build codes QFAA-B00, QFAB-B00, CIAA-B00.



Data bits are not transmitted, or appear to not be received, if the Frame length is not a multiple of 8 bits (i.e. Frame includes data bits).

#### **Conditions**

Frame length is not a multiple of 8 bits (bytes only). Exception: 4-bit frame transmit supported.

#### Consequences

Partial bytes cannot be transferred:

- TXD.AMOUNT.TXDATABITS must be 0
- RXD.AMOUNT.RXDATABITS must be 0

#### Workaround

None

### 3.11 [66] TEMP: Linearity specification not met with default settings

This anomaly applies to IC Rev. Rev 1, build codes QFAA-B00, QFAB-B00, CIAA-B00.

It was inherited from the previous IC revision Engineering C.

#### **Symptoms**

TEMP module provides non-linear temperature readings over the specified temperature range.

#### **Conditions**

Always

#### Consequences

TEMP module returns out of spec temperature readings.

#### Workaround

Execute the following code after reset:

```
NRF TEMP->A0 = NRF FICR->TEMP.A0;
NRF TEMP->A1 = NRF FICR->TEMP.A1;
NRF TEMP->A2 = NRF FICR->TEMP.A2;
NRF TEMP->A3 = NRF FICR->TEMP.A3;
NRF TEMP->A4 = NRF FICR->TEMP.A4;
NRF TEMP->A5 = NRF FICR->TEMP.A5;
NRF TEMP->B0 = NRF FICR->TEMP.B0;
NRF TEMP->B1 = NRF FICR->TEMP.B1;
NRF TEMP->B2 = NRF FICR->TEMP.B2;
NRF TEMP->B3 = NRF FICR->TEMP.B3;
NRF TEMP->B4 = NRF FICR->TEMP.B4;
NRF TEMP->B5 = NRF FICR->TEMP.B5;
NRF TEMP->TO = NRF FICR->TEMP.TO;
NRF TEMP->T1 = NRF FICR->TEMP.T1;
NRF TEMP->T2 = NRF FICR->TEMP.T2;
NRF TEMP->T3 = NRF FICR->TEMP.T3;
NRF TEMP->T4 = NRF FICR->TEMP.T4;
```



This code is already present in the latest system\_nrf52.c file.

### 3.12 [67] NFCT,PPI: Some events cannot be used with the PPI

This anomaly applies to IC Rev. Rev 1, build codes QFAA-B00, QFAB-B00, CIAA-B00.

It was inherited from the previous IC revision Engineering C.

#### **Symptoms**

The following NFCT events do not trigger tasks when used with the PPI:

- EVENTS AUTOCOLRESSTARTED
- EVENTS\_COLLISION
- EVENTS\_SELECTED
- EVENTS\_STARTED

#### **Conditions**

PPI is used to trigger peripheral tasks using the NFCT events.

#### Consequences

The PPI cannot be used to trigger tasks using the following NFCT events:

- EVENTS\_AUTOCOLRESSTARTED
- EVENTS\_COLLISION
- EVENTS\_SELECTED
- EVENTS\_STARTED

#### Workaround

The EVENTS AUTOCOLRESSTARTED cannot be used with the PPI.

Subtract an offset of 0x04 while configuring the PPI event end points for the following NFCT events:

- EVENTS\_COLLISION
- EVENTS\_SELECTED
- EVENTS\_STARTED

#### **Examples:**

```
NRF_PPI->CH[x].EEP = ((uint32_t) &NRF_NFCT->EVENTS_COLLISION) - 0x04;
NRF_PPI->CH[x].EEP = ((uint32_t) &NRF_NFCT->EVENTS_SELECTED) - 0x04;
NRF_PPI->CH[x].EEP = ((uint32_t) &NRF_NFCT->EVENTS_STARTED) - 0x04;
```

## 3.13 [68] CLOCK: EVENTS\_HFCLKSTARTED can be generated before HFCLK is stable

This anomaly applies to IC Rev. Rev 1, build codes QFAA-B00, QFAB-B00, CIAA-B00.



EVENTS\_HFCLKSTARTED may come before HFXO is started.

#### **Conditions**

When using a 32 MHz crystal with start-up longer than 400 µs.

#### Consequences

Performance of radio and peripheral requiring HFXO will be degraded until the crystal is stable.

#### Workaround

32 MHz crystal oscillator startup time must be verified by the user. If the worst-case startup time is shorter than 400  $\mu$ s, no workaround is required. If the startup time can be longer than 400  $\mu$ s, the software must ensure, using a timer, that the crystal has had enough time to start up before using peripherals that require the HFXO. The Radio requires the HFXO to be stable before use. The ADC, TIMERs, and TEMP sensor for example can use the HFXO as a reference for improved accuracy.

## 3.14 [72] NFCT,PPI: TASKS\_ACTIVATE cannot be used with the PPI

This anomaly applies to IC Rev. Rev 1, build codes QFAA-B00, QFAB-B00, CIAA-B00.

It was inherited from the previous IC revision Engineering C.

#### **Symptoms**

The NFCT peripheral does not get activated when the PPI is configured to trigger TASKS\_ACTIVATE on any event.

#### **Conditions**

**Always** 

#### Consequences

The TASKS ACTIVATE cannot be used with the PPI.

#### Workaround

None

## 3.15 [74] SAADC: Started events fires prematurely

This anomaly applies to IC Rev. Rev 1, build codes QFAA-B00, QFAB-B00, CIAA-B00.

It was inherited from the previous IC revision Engineering C.

#### **Symptoms**

False EVENTS\_STARTED

#### **Conditions**

TACQ  $\leq$  5  $\mu$ s



#### Consequences

The EVENTS\_STARTED can come when not expected

#### Workaround

The module must be fully configured before it is enabled, and the TACQ configuration must be the last configuration set before ENABLE.

## 3.16 [75] MWU: Increased current consumption

This anomaly applies to IC Rev. Rev 1, build codes QFAA-B00, QFAB-B00, CIAA-B00.

It was inherited from the previous IC revision Engineering C.

#### **Symptoms**

Increased current consumption in System ON IDLE.

#### **Conditions**

When MWU is enabled.

#### Consequences

Increased current consumption in System ON IDLE.

#### Workaround

Do not use MWU or disable MWU before WFE/WFI, enable it on IRQ.

## 3.17 [76] LPCOMP: READY event is set sooner than it should

This anomaly applies to IC Rev. Rev 1, build codes QFAA-B00, QFAB-B00, CIAA-B00.

It was inherited from the previous IC revision Engineering C.

#### **Symptoms**

May receive unexpected events and wakeups from LPCOMP.

#### **Conditions**

LPCOMP is configured to send an event or to wake up the chip. LPCOMP.TASKS\_START task is set and LPCOMP.EVENTS\_READY event has been received.

#### Consequences

Unpredictable system behavior caused by falsely triggered events and wakeups.

#### Workaround

Use the following configuration sequence.

- 1. Configure the LPCOMP to send an event or wake up the chip, but do not enable any PPI channels or IRQ to be triggered from the LPCOMP events.
- 2. Trigger the LPCOMP.TASKS\_START task and wait for the LPCOMP.EVENTS\_READY event.
- 3. After receiving the LPCOMP.EVENTS\_READY event wait for 115  $\mu$ s.



**4.** After 115 μs, clear the LPCOMP.EVENTS\_DOWN, LPCOMP.EVENTS\_UP, and LPCOMP.EVENTS\_CROSS events. LPCOMP is now ready to be used.

### 3.18 [77] CLOCK: RC oscillator is not calibrated when first started

This anomaly applies to IC Rev. Rev 1, build codes QFAA-B00, QFAB-B00, CIAA-B00.

It was inherited from the previous IC revision Engineering C.

#### **Symptoms**

The LFCLK RC oscillator frequency can have a frequency error of up to -25 to +40% after reset. A +/-2% error is stated in the Product Specification.

#### **Conditions**

**Always** 

#### Consequences

The LFCLK RC oscillator frequency is inaccurate.

#### Workaround

Calibrate the LFCLK RC oscillator before its first use after a reset.

## 3.19 [78] TIMER: High current consumption when using timer STOP task only

This anomaly applies to IC Rev. Rev 1, build codes QFAA-B00, QFAB-B00, CIAA-B00.

It was inherited from the previous IC revision Engineering C.

#### **Symptoms**

Increased current consumption when the timer has been running and the STOP task is used to stop it.

#### **Conditions**

The timer has been running (after triggering a START task) and then it is stopped using a STOP task only.

#### Consequences

Increased current consumption

#### Workaround

Use the SHUTDOWN task after the STOP task or instead of the STOP task.

## 3.20 [79] NFCT: A false EVENTS\_FIELDDETECTED event occurs after the field is lost

This anomaly applies to IC Rev. Rev 1, build codes QFAA-B00, QFAB-B00, CIAA-B00.



A false EVENTS\_FIELDDETECTED event occurs.

#### **Conditions**

The task TASK\_SENSE is triggered within 150 µs of the event EVENTS\_FIELDLOST.

#### Consequences

EVENTS\_FIELDDETECTED will occur after a field is lost. (SHORT between eventfieldlost and taskSense should not be used since a false fieldDetected event will occur from using the task.)

#### Workaround

Wait 150 µs after an EVENTS\_FIELDLOST event before triggering TASK\_SENSE.

## 3.21 [81] GPIO: PIN\_CNF is not retained when in debug interface mode

This anomaly applies to IC Rev. Rev 1, build codes QFAA-B00, QFAB-B00, CIAA-B00.

It was inherited from the previous IC revision Engineering C.

#### **Symptoms**

GPIO pin configuration is reset on wakeup from System OFF.

#### **Conditions**

The system is in debug interface mode.

#### Consequences

GPIO state unreliable until PIN\_CNF is reconfigured..

# 3.22 [83] TWIS: STOPPED event occurs twice if the STOP task is triggered during a transaction

This anomaly applies to IC Rev. Rev 1, build codes QFAA-B00, QFAB-B00, CIAA-B00.

It was inherited from the previous IC revision Engineering C.

#### **Symptoms**

STOPPED event is set after clearing it.

#### **Conditions**

The STOP task is triggered during a transaction.

#### Consequences

STOPPED event occurs twice: When the STOP task is fired and when the master issues a stop condition on the bus. This could provoke an extra interrupt or a failure in the TWIS driver.

#### Workaround

The last STOPPED event must be accounted for in software.



## 3.23 [84] COMP: ISOURCE not functional

This anomaly applies to IC Rev. Rev 1, build codes QFAA-B00, CHAA-B00, CIAA-B00.

It was inherited from the previous IC revision Engineering C.

#### **Symptoms**

The programmable current source (ISOURCE) has too high variation. Variance over temp is >20 times specified nominal value

#### **Conditions**

Always.

#### Consequences

Inaccurate current source.

#### Workaround

None.

# 3.24 [86] SAADC: Triggering START task after offset calibration may write a sample to RAM

This anomaly applies to IC Rev. Rev 1, build codes QFAA-B00, QFAB-B00, CIAA-B00.

It was inherited from the previous IC revision Engineering C.

#### **Symptoms**

The first sample in the result buffer is incorrect, and will be present although the SAMPLE task has never been issued.

#### **Conditions**

The START task is triggered after performing calibration (through the CALIBRATEOFFSET task).

#### Consequences

Incorrect sample data in the result buffer.

#### Workaround

Calibration should follow the pattern STOP -> STOPPED -> CALIBRATEOFFSET -> CALIBRATEDONE -> STOP -> STOPPED -> START.

## 3.25 [87] CPU: Unexpected wake from System ON Idle when using FPU

This anomaly applies to IC Rev. Rev 1, build codes QFAA-B00, QFAB-B00, CIAA-B00.

It was inherited from the previous IC revision Engineering C.

#### **Symptoms**

The CPU is unexpectedly awoken from System ON Idle.



#### **Conditions**

The FPU has been used.

#### Consequences

The CPU is awoken from System ON Idle.

#### Workaround

The FPU can generate pending interrupts just like other peripherals, but unlike other peripherals there are no INTENSET, INTENCLR registers for enabling or disabling interrupts at the peripheral level. In order to prevent unexpected wake-up from System ON Idle, add this code before entering sleep:

```
#if (__FPU_USED == 1)
   _set_FPSCR(_get_FPSCR() & ~(0x0000009F));
   (void) __get_FPSCR();
   NVIC_ClearPendingIRQ(FPU_IRQn);
#endif
   __WFE();
```

# 3.26 [88] WDT: Increased current consumption when configured to pause in System ON idle

This anomaly applies to IC Rev. Rev 1, build codes QFAA-B00, QFAB-B00, CIAA-B00.

It was inherited from the previous IC revision Engineering C.

#### **Symptoms**

Using the mode where watchdog is paused in CPU Idle, the current consumption jumps from 3 μA to 400 μA.

#### **Conditions**

When we enable WDT with the CONFIG option to pause when CPU sleeps:

```
NRF_WDT->CONFIG = (WDT_CONFIG_SLEEP_Pause<<WDT_CONFIG_SLEEP_Pos);</pre>
```

#### Consequences

Reduced battery life

#### Workaround

Do not enter System ON IDLE within 125 µs after reloading the watchdog.

## 3.27 [89] TWI: Static 400 µA current while using GPIOTE

This anomaly applies to IC Rev. Rev 1, build codes QFAA-B00, QFAB-B00, CIAA-B00.

It was inherited from the previous IC revision Engineering C.

#### **Symptoms**

Static current consumption between 400 µA to 450 µA when using TWI in combination with GPIOTE.



#### **Conditions**

- · GPIOTE is configured in event mode
- · TWI utilizes EasyDMA

#### Consequences

Current consumption higher than specified

#### Workaround

Turn the TWI off and back on after it has been disabled. To do so: If TWI0 is used,

```
*(volatile uint32_t *)0x40003FFC = 0;
*(volatile uint32_t *)0x40003FFC;
*(volatile uint32_t *)0x40003FFC = 1;
```

#### If TWI1 is used,

```
*(volatile uint32_t *)0x40004FFC = 0;
*(volatile uint32_t *)0x40004FFC;
*(volatile uint32_t *)0x40004FFC = 1;
```

write 0 followed by a 1 to the POWER register (address 0xFFC) of the TWI that needs to be disabled. Reconfiguration of TWI is required before next usage.

## 3.28 [91] RADIO: Radio performance using CSP package version

This anomaly applies to IC Rev. Rev 1, build codes CIAA-B00.

It was inherited from the previous IC revision Engineering C.

#### **Symptoms**

WLCSP package has reduced receiver sensitivity compared to QFN packages in LDO and DCDC regulator modes.

#### **Conditions**

- Average Sensitivity over all channels degraded in LDO mode by 2 dB.
- Average Sensitivity over all channels degraded in DCDC mode by 4 dB.

### Consequences

Reduced receiver sensitivity.

#### Workaround

None.

## 3.29 [97] GPIOTE: High current consumption in System ON Idle mode

This anomaly applies to IC Rev. Rev 1, build codes QFAA-B00, QFAB-B00, CIAA-B00.



High current consumption ( $<20~\mu A$ ) in System ON Idle mode

#### **Conditions**

GPIOTE used with one or more channels in input mode.

#### Consequences

Higher current consumption

#### Workaround

Use Port event to detect transitions on inputs instead of GPIOTE input mode.

# 3.30 [108] RAM: RAM content cannot be trusted upon waking up from System ON Idle or System OFF mode

This anomaly applies to IC Rev. Rev 1, build codes QFAA-B00, QFAB-B00, CIAA-B00.

It was inherited from the previous IC revision Engineering C.

#### **Symptoms**

RAM not correctly retained.

#### **Conditions**

System ON Idle mode or System OFF is used with parts or all RAM retained.

#### Consequences

RAM not correctly retained.

#### Workaround

Apply the following code after any reset:

```
*(volatile uint32_t *)0x40000EE4 = (*(volatile uint32_t *)0x10000258 & 0x0000004F);
```

This workaround is implemented in MDK version 8.9.0 and newer version. This workaround increases the I\_RAM current per 4 KB section from 20nA to 30nA.

