

Memory virtualization overhead mitigation using contiguous memory virtual machines

LastName1, FirstName1

first1.last1@xxxxx.com LastName2, FirstName2

first2.last2@xxxxx.com LastName2, FirstName2

first2.last2@xxxxx.com

Abstract

Virtual machines are playing an increasing role in server consolidation, security, and fault tolerance as computing systems migrate to shared resources in the cloud. Since the software stack accesses data using virtual addresses, fast address translation is crucial for efficient data-centric computation and for providing the benefits of virtualization to a wide range of applications. Unfortunately, the overhead of virtualizing memory is not universally low. This overhead comes from costly hypervisor interventions and from translation lookaside buffer (TLB) misses which require the hardware to perform a two dimensional page walk, which may require up to 24 memory references on x86-64 architecture, rather than a native one dimensional page walk which could incur a maximum of 4 memory references. In this work, we propose a new mechanism of address translation in virtualized systems which is based on contiguous-memory virtual machines, and we show that its overall overhead is theoretically equivalent to that in native environments. Our basic idea is to map virtual machine physical address space to contiguous machine memory which would eliminate the need for a second page table during address translation. We developed a simulator to replay virtual machine traces from several well known data centers so as to demonstrate the feasibility of allocating contiguous machine memory to virtual machines using existing placement algorithms. We then implemented our solutions in the Xen hypervisor for paravirtualised virtual machines by eliminating any unnecessary hy-

percalls taking into consideration the fact that the virtual machine has a contiguous block of machine memory.

Keywords: Virtualization, Virtual Memory, Translation Lookaside Buffer, Contiguous Memory.

1. Introduction

Virtualization forms the foundation of our cloud infrastructure. It provides benefits including security, isolation, consolidation and fault tolerance, and enables easier scalability of applications and higher system utilization by abstracting the underlying hardware resources. These benefits became achievable because various hardware and software advances have substantially reduced the cost of virtualization [6]. Despite hardware and software acceleration [6] the overhead of virtualizing memory can still be very high. One of the largest contributors to performance overhead in virtualized environments is memory virtualization. An application executing on a guest operating system (OS) uses guest virtual addresses (gVA) that need to be translated to host physical addresses (hPA). The guest OS executes in guest physical address (gPA) space. To fully virtualize memory therefore, two levels of address translation are used: $gVA \rightarrow gPA$: guest virtual address to guest physical address translation via a per-process guest page table (gPT) and $gPA \rightarrow hPA$: guest physical address to host physical address translation via a per-VM host page table (hPT). There are two state-of-the-art techniques to virtualize memory which provide different tradeoffs. The first is nested paging [4], which is a hardware technique whereby the host OS uses the gPT and the hPT simultaneously in order to get the final $gVA \rightarrow hPA$ translation. In case of a TLB miss, the hardware performs a long-latency two dimensional (2D) page walk which could require up to 24 memory accesses [4] in x86-64 systems. The second technique is called shadow paging [10], which requires the virtual machine monitor (VMM) to build a shadow page table (sPT) for each VM. The shadow page table contains $gVA \rightarrow hPA$ translations and in case of a TLB miss, the hardware performs a fast native one dimensional (1D) page walk. However, page table updates on context switches require the

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from permissions@acm.org.

Copyright © ACM [to be supplied]... \$15.00.
<http://dx.doi.org/10.1145/>

VMM to perform substantial work to keep the page tables consistent [1]. Table 1 summarizes the trade-offs provided by both shadow and nested paging as compared to base native.

	Base Native	Nested Paging	Shadow Paging
TLB Hit	fast	fast	fast
Max. memory access on TLB miss	4	24	4
Page table updates	fast direct	fast direct	slow mediated by VMM
Hardware support	1D page walk	2D page walk	1D page walk

Table 1. Trade-offs provided by shadow and nested paging as compared to base native

From the table Nested and Shadow paging both present significant overhead due to memory accesses and page table updates respectively, when compared to base native. With current hardware and software, the overheads of virtualizing memory are hard to minimize because a VM exclusively uses one technique or the other. In this paper, we introduce a new method of address translation based on virtual machines with contiguous machine memory. Our mechanism of address translation eliminates the need for a host page table, thereby leading to near native address translation overheads. We developed a software simulator to replay VM traces from MS Azure, Bitbrains and CERIT Scientific Cloud and our simulation results showed that a high percentage of VMs in these data centers can be allocated contiguous machine memory upon creation using a contiguity-aware placement algorithm.

The basic idea behind our address translation mechanism is to allocate contiguous physical memory to virtual machines and introduce a hardware feature to store the base address of the contiguous chunk of machine memory. That is, we try to map a VM’s guest physical address space to a chunk of contiguous host physical addresses. With such a memory layout, a virtual address in a guest OS gets translated to a physical address via simple addition, as shown in the equation: $\text{hPA} = \text{base_address} + \text{gPA}$. This mechanism of address translation could somehow complement existing virtual memory architecture and enable VMs with contiguous machine memory to benefit from a fast customized virtual-to-physical address mapping. Our memory address translation mechanism is handled by the hypervisor and is implemented by VMs with compatible memory architectures. Our memory address translation technique can be summarized as follows:

Virtual-to-physical address translation. Using our technique of technique of address translation, the hypervisor starts by allocating contiguous machine memory to VMs upon creation. VMs which do not obtain contiguous machine memory use default memory virtualization techniques supported by the hypervisor. The hypervisor stores the base

address of the contiguous chunk of memory in a specialized register. On a TLB miss for a given virtual address, a guest page table walk is done to obtain the corresponding address in guest physical memory. The real/machine address or host physical address is then obtained by applying the formula: $\text{hPA} = \text{base_address} + \text{gPA}$. Figure 1 illustrates this idea.




Figure 1. x86_64 native $VA \rightarrow PA$ translation

Table 2 shows us a theoretical comparison of trade-offs provided by our translation model as compared to shadow and nested paging, and base native.

	Base Native	Nested Paging	Shadow Paging	Our Solution
TLB Hit	fast	fast	fast	fast
Max. memory access on TLB miss	4	24	4	4
Page table updates	fast direct	fast direct	slow mediated by VMM	fast direct
Hardware support	1D page walk	2D page walk	1D page walk	1D page walk

Table 2. Trade-offs provided by our solution

We notice that trade-offs provided using our solution are identical to base native. Our solution is clearly more efficient when compared to shadow or nested paging.

2. Memory virtualization overheads in X86-64 architecture

2.0.1 Address translation in native systems

Processors based on the x86_64 architecture use a radix tree of depth 4 for virtual to physical address translation in native systems [3]. We denote each layer in the tree as L_i , where $1 \leq i \leq 4$. Each node in the tree corresponds to a single physical memory frame which contains the physical frame numbers (memory addresses) of the child nodes. Leaf nodes hold the target frame number to which the source virtual address is mapped. The address translation process is iterative and traverses a path from the root node to a leaf node. In each step, subsequent bit sets from the source virtual address are used to index the pages/nodes in the subsequent levels along the search path. Figure 2 gives a simple illustration of this process.

Discussion. The performance penalty of a valid page walk in x86_64 native systems is **4 memory accesses**; Each memory access is done at each level of the page table structure/radix tree. This excessive overhead is mitigated using



Figure 2. x86_64 native $VA \rightarrow PA$ translation
Source: [3]

aggressive translation caches, which accelerate translation when workloads exhibit locality in virtual address space.

2.0.2 Address translation in virtualized systems

Virtual machines require additional complexity when dealing with virtual address translation. Each process in a VM needs its own isolated virtual address space; Consequently, the system must provide translation from guest virtual addresses (gVA) to physical addresses on the host machine/host physical addresses (hPA). This translation is performed using a **nested page table**, which consists of a guest page table (gPT) in the VM and host page table (hPT) in the hypervisor. Each node in the guest radix tree points to a node in the next level using a guest physical frame number (which is still a host virtual address), and thus each transition between subsequent levels in the guest radix tree incurs a full $gPA \rightarrow hPA$ using the hPT . This is referred to as a **two-dimensional (2D) page walk**. Figure 2 illustrates a 2D page walk in x86_64 systems.




Figure 3. x86_64 native $gVA \rightarrow hPA$ translation
Source: [3]

Discussion. Nested $gVA \rightarrow hPA$ translation dramatically increases the number of memory accesses to a total of **24 memory accesses**. This hugely affects the run time of VM workloads.

3. Benefits of address translation based on contiguous machine memory

The analysis of memory virtualization performance on x86 architecture indicates the costly nature of address translations in virtualized systems, which in turn leads to poor system performance in virtual machines. We could therefore argue that a more efficient mechanism of address translation which reduces the number of memory accesses incurred during translation could be of great benefit to VMs.

VMs which are allocated contiguous machine memory throughout their execution and use our mechanism of address translation reduce translation overhead to near base native, as a result of the fact that we have a single page table traversal. Our simulation results show the feasibility of allocating contiguous machine memory to a huge percentage of VMs in data centers.

We conclude that our address translation techniques based on contiguous memory virtual machines can go a very long way toward mitigating address translation overheads in virtualized systems. The following section describes other related work that has been done towards

4. RELATED WORK

4.0.1 Flat Page Tables for VMs

Ahn et al.[2] proposed replacing x86_64's 4-level nested page table with a flat 1-level nested page table. This reduces the number of nested page table accesses from 4 to 1 and a 2D page walk from 24 to 8 memory references in total. While this is promising for the small virtual machines they studied, it may be less suited for big-memory workloads [6].

4.0.2 Selective Hardware Software Paging (SHSP)

Past work - Selective Hardware Software Paging (SHSP) - showed that a hypervisor could dynamically switch an entire guest process between nested and shadow paging to achieve the best of either techniques [11]. It monitored TLB misses and guest page faults to periodically consider switching to the best mode (less translation overhead). However, switching to shadow mode requires (re)building the entire shadow page table, which is expensive for multi-GB to TB workloads.

4.0.3 Multipage Mappings

Multipage Mapping approaches, such as sub-blocked TLBs [9], CoLT [7] and Clustered TLBs [8], pack multiple PTEs into a single TLB entry. These designs leverage default OS memory allocators that either assign small blocks of contiguous physical pages to contiguous virtual pages (Sub-blocked TLBs and CoLT), or map small sets of contiguous virtual pages to clustered sets of physical pages (Clustered TLB). However, they pack only a small multiple of translations per entry, which limits their potential to reduce page walks for large workloads.

5. Architecture of our address translation mechanism

In this section, we give a more detailed explanation of our address translation technique. Figure 4 depicts the overall flow of this mechanism.




Figure 4. General architecture of our model

When a VM is being created, the hypervisor tries to allocate a contiguous chunk of machine memory to it. If it succeeds in doing this mapping, the hypervisor stores the **base address** of this contiguous chunk in a hardware register and maps the physical address space of the VM to this contiguous chunk as shown in figure 5.




Figure 5. Contiguous memory mapping

When a guest virtual address (gVA) is accessed, the TLB is checked first for the existence of a mapping. If the mapping is not found (TLB miss), the hypervisor starts by verifying if the guest physical address space is mapped to a contiguous piece of machine memory (RAM). If that is not the case, then the guest physical address space is not compatible with our address translation mechanism and the hypervisor uses conventional methods of address translation (nested or shadow paging) to perform the translation. In the ideal case, where the guest physical address space is mapped to a chunk of machine memory, the guest OS starts by performing a

conventional guest page table walk (**4 memory references**) using the different bits of the gVA. The outcome of this page walk is the corresponding gPA. The VMM then reads the base address in the hardware register and adds the gPA to this base address in order to obtain the host physical address (hPA) or real address corresponding to the gVA. So we have a total of 4 memory references (same as base native) for a complete address translation.

6. Reducing Fragmentation

The continuous creation and destruction of VMs with contiguous chunks of physical memory could prevent the allocation of contiguous machine memory at a certain point in time due to fragmentation. Moreover, the x86_64 architecture fragments the guest physical memory of VMs for memory-mapped I/O[6]. We discuss a few ways to reduce memory fragmentation so as to increase the probability of contiguous memory allocation.

6.1 Memory Compaction

As physical pages are being allocated from a memory pool, the pool becomes fragmented. If some process requests a large piece of storage from the OS, the OS may not satisfy that request because there is no single contiguous chunk of memory that is large enough to satisfy the request, even though the total amount of free/unused storage in the pool is large enough. **Memory compaction** is simply the rearrangement of free and used pages so that the OS can satisfy the request. Compaction is supported in many operating systems including Linux [5]. Once the compaction daemon provides enough contiguous physical memory the VMM can allocate this to a VM upon creation.

7. SIMULATION METHODOLOGY

In this section, we would discuss the inner workings of our simulation model and the significance of the different simulation results obtained.

We recall that our address translation mechanism applies on VMs with **contiguous host physical memory**. That said, a study or **proof of concept** needs to be done so as to give us an idea of the percentage of VMs in real data centers with contiguous machine memory. In more formal terms, a proof of concept is simply a demonstration that proves the potential feasibility of an idea.

For our feasibility study, we focused on aspects of real cloud workloads that have an impact on resource management. Thus, all of our datasets contain information about VM size (CPU cores and Memory size) and VM creation and deletion timestamps. We used VM traces from the following data centers:

- Microsoft Azure
- CERIT Scientific Cloud
- Bitbrains

We then developed a simulator to replay these traces using different **VM placement algorithms**. VM placement is the process of selecting the most suitable server in a large cloud data center to deploy newly-created VMs [IEEEplacement]. Our simulation results provide an estimate of the percentage of VMs with contiguous memory during their lifetime.

7.0.1 Simulation Setup

To begin, let us introduce the simulation setup we used to estimate the percentage of contiguous memory VMs in datasets. For each dataset, we consider the resource requirement of each VM in terms of CPU cores and memory. We note that upon creation, each VM instance requires various resources such as number of virtual processors, memory and storage with different capacities. VM objects are created and destroyed according to their creation and destruction timestamps respectively. We take into consideration server generations and their resource capabilities for each dataset so as to provide more realistic results. We further assume that the resource capabilities of a datacenter are capable to host all the VMs in a given dataset. Our simulation algorithm simulates 2 major VM placement algorithms:

Contiguity Aware Placement: This algorithm prioritizes servers that can provide a VM with contiguous memory. That is, enough contiguous physical memory pages corresponding to the size of the VM's memory request. If no running server can satisfy the request, a new server is turned on and used. In case all servers are running and none can provide contiguous memory, the first server satisfying the resource request is chosen. The following pseudocode illustrates the contiguous aware placement algorithm.

Algorithm 1 Contiguity Aware VM Placement algorithm

```

function CHOOSECONTIGUOUSERVER(vm,serverList)
  for  $i \leftarrow 0$  to  $serverList.size$  do
    tempServer = serverList.get(i);
    if tempServer.hasContiguousMemory (VM) ==
5:   true then
      return tempServer
    end if
  end for
  if tempServer == NULL then
    tempServer = possibleServers.get(0);
10: end if
    return tempServer
end function

```

Traditional Placement (Min/Max): This algorithm simply takes into consideration resource availability in physical servers. The **Min** algorithm chooses the physical server with the least available resources among all the possible running servers that can host the VM instance. If no running server

has enough available resources, a new server is turned on and used. The **Max** algorithm chooses the physical server with the most available resources among all the possible servers that can host the VM instance. The following pseudocode illustrates the Max and Min traditional placement algorithms.

Algorithm 2 Max Placement algorithm

```

function CHOOSEMAXSERVER(vm,serverList)
  availResources = vm.requiredResources;
  for  $i \leftarrow 0$  to  $serverList.size$  do
    tempServer = serverList.get(i);
5:    if tempServer.availResources  $\geq$  availResources
      then
        maxServer = tempServer;
      end if
    end for
    if maxServer == NULL then
10:     maxServer = new Server();
    end if
    return maxServer
end function

```

Algorithm 3 Min Placement algorithm

```

function CHOOSEMINSERVER(vm,serverList)
  availResources = vm.requiredResources;
  for  $i \leftarrow 0$  to  $serverList.size$  do
    tempServer = serverList.get(i);
5:    if tempServer.availResources  $\geq$  availResources
      then
        possibleServers.add(tempServer);
      end if
    end for
    min = possibleServers.get(0).availResources;
10:    for  $i \leftarrow 0$  to  $possibleServers.size$  do
      tempServer = possibleServers.get(i);
      if tempServer.availResources  $\leq$  min then
        minServer = tempServer;
      end if
    end for
15:    if minServer == NULL then
      minServer = new Server();
    end if
    return minServer
20: end function

```

8. Evaluation

In this section, we would evaluate our idea as far as simulations are concerned. We would begin by explaining our evaluation methodology after which we would present the simulation results obtained.

8.1 Evaluation Methodology

We carried out simulations on datasets from Microsoft Azure, CERIT Scientific Cloud, and Bitbrains. Each dataset comprises VM traces (.csv files) which contain information about the different VMs executed over a specific period of time in a data center. For each VM trace, the simulator uses one of the different placement algorithms described previously to choose a physical server object on which to host the VM object for its entire lifetime, which is determined by its creation and deletion timestamps. The simulator notes if the VM was allocated contiguous memory or not during its lifetime and at the end of the simulation, it calculates the percentage of VMs which were allocated contiguous memory during their lifetimes and the number of VMs and servers used for the simulation. The following section gives a brief description of the datasets we used for simulation.

8.1.1 Datasets

As we mentioned above, our datasets come from 3 data centers: Microsoft Azure, CERIT Scientific Cloud, and Bitbrains. The characteristics of these datasets are as follows:

Microsoft Azure dataset: This dataset contains information about VMs running on Azure from November 16, 2016 to February 16, 2017. The trace information includes: identification numbers for each VM and the deployment and subscription to which it belongs; the VM role name; the VM size in terms of its maximum core, memory and disk allocations; and the minimum, average and maximum VM resource utilizations (reported every 5 minutes). Azure hosts both first-party and third-party workloads. First party workloads comprise internal VMs (research/development, infrastructure management etc) and third-party workloads comprise VMs created by external customers [rescentral]. Table 3 shows us the physical server composition we used in our simulation.

Server Generation	%
Generation 3	20
HPC	20
Generation 4	20
Generation 5	20
Generation 6	10
Godzilla	10

Table 3. Physical server composition used for simulation

The following figures present an illustration of the virtual resource usage in the Microsoft Azure dataset.




Figure 6. Amount of memory per VM in GB




Figure 7. Number of virtual CPU cores per VM

CERIT Scientific Cloud dataset: This dataset represents the workload from 11,382 running VMs over a period of 1 year from CERIT Scientific Cloud [cerit]. The physical infrastructure of CERIT-SCs virtualized environment consists of six major clusters¹ that vary heavily by means of their size and per-node parameters. Table 4 represents the cluster names and characteristics:

Name	RAM(GB)	CPU(cores)
zapat	128	16
zebra	256	40
zigur	128	8
zegox	90	12
zefron	1000	40
zorg	512	40

Table 4. CERIT-SC cluster characteristics

Bitbrains dataset: This dataset comprises two groups of VM traces: The first group, fastStorage, consists of 1250 VMs connected to fast storage area network (SAN) devices and the second group, Rnd, consists of 500 VMs that are either connected to the fast SAN devices or the much slower Network Attached Storage (NAS) devices. The fastStorage

¹ Groups of connected physical servers.

trace includes a higher fraction of application servers while the Rnd trace includes mostly management machines which require lower storage as compared to the fastStorage VMs. VMs in the Bitbrains dataset use from 1 up to 32 CPU cores, but over 85% of the VMs use at most 4 cores. On average, VMs in the Rnd dataset use slightly fewer cores. Most VMs in this dataset demand a maximum of 8GB of RAM but the VMs in the Rnd dataset demand slightly less memory than those in the fastStorage dataset, which request memory between 1 and 512GB [bitbrains].

For simulation, we used the same server composition as that used for the Microsoft Azure dataset.

8.2 Experimental Setup

The simulations were carried out on a physical computer with the following characteristics:

- 8 processors Intel (R) Core (TM), 2.60GHz
- 8GB RAM memory
- Ubuntu 16.04 LTS Linux Kernel 4.15

8.3 Simulation Results

In this section, we present the simulation results we obtained after replaying traces from the different datasets. The simulation results represent the percentage of VMs with contiguous memory using the VM placement algorithms we discussed above. NB: For each plot, the vertical axis is shifted so as to magnify the difference in percentages for the different placement algorithms.

Microsoft Azure: Figure 8 shows the results obtained using the Microsoft Azure dataset. We have very high numbers of VMs with contiguous memory using the different placement algorithms. This is because the VM sizes are very small compared to server sizes. Nevertheless, this shows that a pretty large percentage of VMs in this datacenter could be given contiguous memory.

CERIT-SC: Figure 10 shows the results obtained using the CERIT-SC dataset.

Bitbrains: Figure 10 shows the results obtained using the Bitbrains dataset.

We still have a high percentage of contiguous-memory VMs here for each placement algorithm. However, this percentage is lower in general when compared to the other datasets. This is because the VMs in the Bitbrains dataset have quite high resource demands compared to VMs in the other datasets. The contiguous aware placement algorithm, nevertheless, gives the highest percentage of contiguous memory to VMs.

Consolidation Rate: Here, we define the **consolidation rate** as the ratio of servers used to the total number of servers in the data center. It is important for a new placement algorithm to present a good consolidation rate when compared to existing placement methods. That is, the new placement algorithm should not increase the total number of servers




Figure 8. Percentage of contiguous-memory VMs in the Microsoft Azure dataset




Figure 9. Percentage of contiguous-memory VMs in the CERIT-SC dataset

used for a given dataset when compared to existing placement algorithms. Figure 11 illustrates the variation in consolidation rate for the MS Azure dataset. We observe that the consolidation rate is similar for the different placement algorithms which means our contiguity aware placement algorithm makes little changes to the consolidation rate when compared to traditional placement algorithms.

8.4 Analysis of Results

From the different results illustrated above, we observe that for each dataset we have a reasonably high percentage of




Figure 10. Percentage of contiguous-memory VMs in the Bitbrains dataset (fastStorage)




Figure 11. Consolidation Rates for the different placement algorithms

contiguous memory VMs with the different VM placement algorithms. These high percentages are as a result of the fact that most VM sizes in data centers are small when compared to physical server sizes, as illustrated in most of the datasets. With a small degree of fragmentation on a physical server, there is therefore a high probability of allocating contiguous machine memory to a virtual machine.

9. Hypervisor modification

9.0.1 Contiguous Memory Allocation

This was the very first part of our hypervisor implementation and the importance of this should be obvious: our solution

is based on contiguous memory VMs. In order to proceed, we must first understand what happens when a Xen VM is created.

Xen uses a **configuration file** to create a VM. The configuration file contains information such as the amount of memory (in MB) to allocate to a VM, number of virtual CPUs, network related information etc. For the sake of simplicity, we would limit ourselves to memory related information. Xen uses the memory information in the configuration file to estimate the number of physical pages to be allocated to the VM. Recall, in x86 systems, a physical page is **4KB** in size. These pages are then allocated and mapped to the guest physical address space of the VM.

How Xen allocates physical memory pages: In Xen, the **Xen Heap** is in charge of allocating free pages to VMs on demand. The Xen Heap is a specialized data structure which contains all the addresses of free memory segments and pages in machine memory. By default, Xen allocates pages in batches of **4KB**, **2MB**, or **1GB**. For efficiency reasons, the Xen Heap does not allocate pages 4KB at a time. To allocate a batch of pages, Xen must calculate the **order** corresponding to the number of pages in the batch and pass this order to the Xen heap allocator. The relationship between the order and the number of pages is given below:

$$2^{\text{order}} = \text{Number of 4KB pages}$$

This means a group of 4 contiguous pages has an order of 2, a group of 512 contiguous pages (2MB) has an order of 9 and a group 262,144 4KB contiguous pages (1GB) has an order of 18. A single 4KB page would have an order of 0. To allocate, for example, a 1GB chunk of memory pages, we need to pass the order 18 to the Xen heap allocator. In Xen, contiguous chunks of physical pages are referred to as **extents**. The maximum order of an extent Xen can handle is 20, which corresponds to an extent of 4GB. To understand how the Xen heap finds extents of different orders, it is important for us to master the structure of the Xen heap.

Structure of the Xen heap: The Xen heap is tree-like in structure and the heap itself could be seen as the root of the tree. The heap consists of nodes and each node consists of zones. Each zone comprises a number of lists which contain the addresses of extents of a specific order. Each list is indexed by the order of the extents it contains. A list L_i for example, would contain the addresses of free extents of order i within that zone. Figure 12 illustrates this.




Figure 12. The Xen Heap Structure

As we can see, the Xen heap has a very elegant design but we have a little problem at the level of contiguity: the Xen heap does not necessarily allocate extents in a contiguous fashion. To solve this problem, we had to modify the heap allocator in such a way that it allocates all extents for Domain U guests in a contiguous fashion. NB: To know if a group of pages are contiguous, we calculate the **machine frame number (MFN)**² of each page and check if the MFNs of all the pages are consecutive. The following pseudocode gives a brief summary of the core modifications we made in the Xen heap allocator so as to achieve our goal.

Algorithm 4 Xen Heap Allocator

```

function ALLOC_HEAP_PAGE(order,node)
    zone = zone_hi;
    while zone > zone_lo do
        for i ← order to MAX_ORDER do
5:         if (!page_list_empty(heap(node,zone,i)))
            then
                for all (page in heap(node,zone,i)) do
                    if page.mfn == next_mfn then
                        next_mfn += page.size;
                        goto found;
10:                end if
            end for
            end if
            end for
            zone --
15:         end while
        found: ...
    end function

```

The Xen heap allocator is of course more complex than what is illustrated in the above code. Nevertheless, the above algorithm gives us an idea of how we force the Xen heap allocator to allocate pages in a contiguous fashion. In the case where it is impossible to allocate contiguous pages, the Xen heap allocator uses its default algorithm, and our translation mechanism cannot be applied.

9.0.2 Address Translation

Domain U PV guests in Xen use **direct paging** for address translation [xenorg]. Here the guest OS uses a **physical to machine (P2M)** mapping to map guest physical addresses to machine addresses. P2M mappings map guest physical addresses directly to machine addresses and as such the guest OS uses machine addresses directly when it writes its page tables. Our contiguous memory allocations make its very easy to build the P2M table in Domain U PV guests as all pages are contiguous. Furthermore, it becomes possible to eliminate unnecessary hypercalls in PV guests since they somehow have access to a specified range of contiguous machine memory.

Applying our solution to Domain U HVM guests is quite complex because we need additional hardware (which is absent in the default architecture). As such, we can only evaluate our mechanism through simulation in the case of Xen HVMs.

10. CONCLUSIONS

Nulla malesuada porttitor diam. Donec felis erat, congue non, volutpat at, tincidunt tristique, libero. Vivamus viverra fermentum felis. Donec nonummy pellentesque ante. Phasellus adipiscing semper elit. Proin fermentum massa ac quam. Sed diam turpis, molestie vitae, placerat a, molestie nec, leo. Maecenas lacinia. Nam ipsum ligula, eleifend at, accumsan

² A number that identifies a page/frame in RAM memory.

nec, suscipit a, ipsum. Morbi blandit ligula feugiat magna. Nunc eleifend consequat lorem. Sed lacinia nulla vitae enim. Pellentesque tincidunt purus vel magna. Integer non enim. Praesent euismod nunc eu purus. Donec bibendum quam in tellus. Nullam cursus pulvinar lectus. Donec et mi. Nam vulputate metus eu enim. Vestibulum pellentesque felis eu massa.

11. ACKNOWLEDGEMENTS

Nulla malesuada porttitor diam. Donec felis erat, congue non, volutpat at, tincidunt tristique, libero. Vivamus viverra fermentum felis. Donec nonummy pellentesque ante. Phasellus adipiscing semper elit. Proin fermentum massa ac quam. Sed diam turpis, molestie vitae, placerat a, molestie nec, leo. Maecenas lacinia. Nam ipsum ligula, eleifend at, accumsan nec, suscipit a, ipsum. Morbi blandit ligula feugiat magna. Nunc eleifend consequat lorem. Sed lacinia nulla vitae enim. Pellentesque tincidunt purus vel magna. Integer non enim. Praesent euismod nunc eu purus. Donec bibendum quam in tellus. Nullam cursus pulvinar lectus. Donec et mi. Nam vulputate metus eu enim. Vestibulum pellentesque felis eu massa.

References

- [1] Keith Adams and Ole Agesen. “A Comparison of Software and Hardware Techniques for x86 Virtualization”. In: *SIGARCH Comput. Archit. News* 34.5 (Oct. 2006), pp. 2–13. ISSN: 0163-5964. DOI: 10.1145/1168919.1168860. URL: <http://doi.acm.org/10.1145/1168919.1168860>.
- [2] Jeongseob Ahn, Seongwook Jin, and Jaehyuk Huh. “Revisiting Hardware-assisted Page Walks for Virtualized Systems”. In: *SIGARCH Comput. Archit. News* 40.3 (June 2012), pp. 476–487. ISSN: 0163-5964. DOI: 10.1145/2366231.2337214. URL: <http://doi.acm.org/10.1145/2366231.2337214>.
- [3] Hanna Alam et al. “Do-It-Yourself Virtual Memory Translation”. In: *SIGARCH Comput. Archit. News* 45.2 (June 2017), pp. 457–468. ISSN: 0163-5964. DOI: 10.1145/3140659.3080209. URL: <http://doi.acm.org/10.1145/3140659.3080209>.
- [4] Ravi Bhargava et al. “Accelerating Two-dimensional Page Walks for Virtualized Systems”. In: *SIGPLAN Not.* 43.3 (Mar. 2008), pp. 26–35. ISSN: 0362-1340. DOI: 10.1145/1353536.1346286. URL: <http://doi.acm.org/10.1145/1353536.1346286>.
- [5] Jonathan Corbet. *Memory Compaction*. 2010. URL: <http://lwn.net/Articles/368869/>. (accessed: 13.08.2018).
- [6] Jayneel Gandhi et al. “Efficient Memory Virtualization: Reducing Dimensionality of Nested Page Walks”. In: *Proceedings of the 47th Annual IEEE/ACM International Symposium on Microarchitecture*. MICRO-47. Cambridge, United Kingdom: IEEE Computer Society, 2014, pp. 178–189. ISBN: 978-1-4799-6998-2. DOI: 10.1109/MICRO.2014.37. URL: <http://dx.doi.org/10.1109/MICRO.2014.37>.
- [7] Binh Pham et al. “CoLT: Coalesced Large-Reach TLBs”. In: *Proceedings of the 2012 45th Annual IEEE/ACM International Symposium on Microarchitecture*. MICRO-45. Vancouver, B.C., CANADA: IEEE Computer Society, 2012, pp. 258–269. ISBN: 978-0-7695-4924-8. DOI: 10.1109/MICRO.2012.32. URL: <https://doi.org/10.1109/MICRO.2012.32>.
- [8] Mark Swanson, Leigh Stoller, and John Carter. “Increasing TLB Reach Using Superpages Backed by Shadow Memory”. In: *SIGARCH Comput. Archit. News* 26.3 (Apr. 1998), pp. 204–213. ISSN: 0163-5964. DOI: 10.1145/279361.279388. URL: <http://doi.acm.org/10.1145/279361.279388>.
- [9] Madhusudhan Talluri and Mark D. Hill. “Surpassing the TLB Performance of Superpages with Less Operating System Support”. In: *SIGPLAN Not.* 29.11 (Nov. 1994), pp. 171–182. ISSN: 0362-1340. DOI: 10.1145/195470.195531. URL: <http://doi.acm.org/10.1145/195470.195531>.
- [10] Carl A. Waldspurger. “Memory Resource Management in VMware ESX Server”. In: *SIGOPS Oper. Syst. Rev.* 36.SI (Dec. 2002), pp. 181–194. ISSN: 0163-5980. DOI: 10.1145/844128.844146. URL: <http://doi.acm.org/10.1145/844128.844146>.
- [11] Xiaolin Wang et al. “Selective Hardware/Software Memory Virtualization”. In: *SIGPLAN Not.* 46.7 (Mar. 2011), pp. 217–226. ISSN: 0362-1340. DOI: 10.1145/2007477.1952710. URL: <http://doi.acm.org/10.1145/2007477.1952710>.