Load Word

Nor



(2) 23<sub>hex</sub>

0 / 27<sub>hex</sub>

0 / 25<sub>hex</sub>

dhex

0 / 2a<sub>hex</sub>

a<sub>hex</sub>

b<sub>hex</sub> (2,6)

0 / 00<sub>hex</sub>

0 / 02<sub>hex</sub>

 $28_{
m hex}$ 

 $38_{\text{hex}}$ 

 $29_{hex}$ 

2b<sub>hex</sub>

0 / 23<sub>hex</sub>

(2)

(6) 0/2b<sub>hex</sub>

# MIPS Reference Data

	110	ICI	chec Data		
CORE INSTRUCTI	ON SE	ΞT			OPCODE
		FOR-	•		/ FUNCT
NAME, MNEMO	NIC	MAT	OPERATION (in Verilog)		(Hex)
Add	add	R	R[rd] = R[rs] + R[rt]	(1)	$0/20_{hex}$
Add Immediate	addi	I	R[rt] = R[rs] + SignExtImm	(1,2)	8 <sub>hex</sub>
Add Imm. Unsigned	addiu	I	R[rt] = R[rs] + SignExtImm	(2)	9 <sub>hex</sub>
Add Unsigned	addu	R	R[rd] = R[rs] + R[rt]		$0/21_{hex}$
And	and	R	R[rd] = R[rs] & R[rt]		$0/24_{hex}$
And Immediate	andi	I	R[rt] = R[rs] & ZeroExtImm	(3)	$c_{\text{hex}}$
Branch On Equal	beq	Ι	if(R[rs]==R[rt]) PC=PC+4+BranchAddr	(4)	4 <sub>hex</sub>
Branch On Not Equa	lbne	Ι	if(R[rs]!=R[rt]) PC=PC+4+BranchAddr	(4)	5 <sub>hex</sub>
Jump	j	J	PC=JumpAddr	(5)	$2_{\text{hex}}$
Jump And Link	jal	J	R[31]=PC+8;PC=JumpAddr	(5)	$3_{\text{hex}}$
Jump Register	jr	R	PC=R[rs]		$0  /  08_{hex}$
Load Byte Unsigned	lbu	I	R[rt]={24'b0,M[R[rs] +SignExtImm](7:0)}	(2)	24 <sub>hex</sub>
Load Halfword Unsigned	lhu	Ι	R[rt]={16'b0,M[R[rs] +SignExtImm](15:0)}	(2)	$25_{ m hex}$
Load Linked	11	I	R[rt] = M[R[rs] + SignExtImm]	(2,7)	$30_{\text{hex}}$
Load Upper Imm.	lui	I	$R[rt] = \{imm, 16'b0\}$		$f_{hex}$

 $I \quad R[rt] = M[R[rs] + SignExtImm]$  $R \quad R[rd] = \sim (R[rs] \mid R[rt])$ 

 $R[rd] = R[rs] \mid R[rt]$ 

 $R[rt] = R[rs] \mid ZeroExtImm$ Set Less Than slt R[rd] = (R[rs] < R[rt]) ? 1 : 0 $R[rt] = (R[rs] < SignExtImm)? \ 1:0 \ (2)$ Set Less Than Imm. slti Set Less Than Imm. R[rt] = (R[rs] < SignExtImm)? 1 : 0 sltiu Unsigned R Set Less Than Unsig. sltu Shift Left Logical sll R Shift Right Logical srl

nor

or

R[rd] = (R[rs] < R[rt]) ? 1 : 0 $R[rd] = R[rt] \le shamt$  $R \quad R[rd] = R[rt] >>> shamt$ M[R[rs]+SignExtImm](7:0) =Store Byte R[rt](7:0) M[R[rs]+SignExtImm] = R[rt];Store Conditional

R[rt] = (atomic) ? 1 : 0M[R[rs]+SignExtImm](15:0) =Store Halfword (2) R[rt](15:0) Store Word M[R[rs]+SignExtImm] = R[rt](2) (1) 0/22<sub>hex</sub>

R[rd] = R[rs] - R[rt]Subtract Unsigned R R[rd] = R[rs] - R[rt](1) May cause overflow exception

(2) SignExtImm = { 16{immediate[15]}, immediate } (3) ZeroExtImm = { 16{1b'0}, immediate } (4) BranchAddr = { 14{immediate[15]}, immediate, 2'b0 }

(5) JumpAddr = { PC+4[31:28], address, 2'b0 }
(6) Operands considered unsigned numbers (vs. 2's comp.)
(7) Atomic test&set pair; R[rt] = 1 if pair atomic, 0 if not atomic

### **BASIC INSTRUCTION FORMATS**

R	opcode	rs	rt	rd	shamt	funct
	31 26	25 21	20 16	15 11	10 6	5 0
I	opcode	rs	rt		immediate	e
	31 26	25 21	20 16	15		
J	opcode			address		
	31 26	25				(

#### ARITHMETIC CORE INSTRUCTION SET

			MT/FT
	FOR-	- / F	UNCT
NAME, MNEMONIC	MAT	OPERATION (	(Hex)
Branch On FP True bclt	FI	if(FPcond)PC=PC+4+BranchAddr (4) 1	1/8/1/
Branch On FP False bolf	FI	if(!FPcond)PC=PC+4+BranchAddr(4) 1	1/8/0/
Divide div	R	Lo=R[rs]/R[rt]; Hi=R[rs]%R[rt] 0	//-1a
Divide Unsigned divu	R	Lo=R[rs]/R[rt]; Hi=R[rs]%R[rt] (6) 0.	//-1b
FP Add Single add.s	FR	F[fd] = F[fs] + F[ft]  11	/10//0
FP Add add.d	FR	${F[fd],F[fd+1]} = {F[fs],F[fs+1]} + $	1/11//0
Double add.d	111	{F[ft],F[ft+1]}	./11//0
FP Compare Single c.x.s*	FR		l/10//y
FP Compare	FR	$FPcond = (\{F[fs], F[fs+1]\} op$	1/11//v
Double		{F[ft],F[ft+1]})?1:0	
		==, <, or <=) ( y is 32, 3c, or 3e)	/10/ /2
FP Divide Single div.s	FR		/10//3
FP Divide Double	FR	${F[fd],F[fd+1]} = {F[fs],F[fs+1]} /$	1/11//3
	ED	{F[ft],F[ft+1]}	/10//2
FP Multiply Single mul.s FP Multiply	FR	- [-o] - [-o]	/10//2
Double mul.d	FR	${F[fd],F[fd+1]} = {F[fs],F[fs+1]} * {F[ft],F[ft+1]}$	/11//2
FP Subtract Single sub.s	FR		/10//1
FP Subtract	1.17	$\{F[fd],F[fd+1]\} = \{F[fs],F[fs+1]\} - $	/10//1
Double sub.d	FR	{F[ft],F[ft+1]}	1/11//1
Load FP Single lwc1	I		1//
Load FP		E[st]=M[D[so]+SionEvtImm]; (2)	
Double ldc1	I	F[rt+1]=M[R[rs]+SignExtImm+4]	5//
Move From Hi mfhi	R		///10
Move From Lo mflo	R		///12
Move From Control mfc0	R		0 /0//0
Multiply mult	R	[]	///18
Multiply Unsigned multu		(	///19
Shift Right Arith. sra	R		0///3
Store FP Single swc1	I		9//
Store FP		M(D[1:C:E-d]1-E-d] (2)	d//
Double sdc1	I	M[R[rs]+SignExtImm+4] = F[rt+1]	1//

OPCODE

### FLOATING-POINT INSTRUCTION FORMATS

FR	opcode	1	fmt	ft			fs	fd	funct	
	31	6 25	21	20	16	15	11	10 6	5	0
FI	opcode		fmt ft					immediate	;	
	31 2	6 25	21	20	16	15				0

### **PSEUDOINSTRUCTION SET**

NAME	MNEMONIC	OPERATION
Branch Less Than	blt	$if(R[rs] \le R[rt]) PC = Label$
Branch Greater Than	bgt	if(R[rs]>R[rt]) PC = Label
Branch Less Than or Equal	ble	$if(R[rs] \le R[rt]) PC = Label$
Branch Greater Than or Equal	bge	$if(R[rs] \ge R[rt]) PC = Label$
Load Immediate	li	R[rd] = immediate
Move	move	R[rd] = R[rs]


#### REGISTER NAME, NUMBER, USE, CALL CONVENTION

NAME	NUMBER	USE	PRESERVEDACROSS
NAME	NUMBER	USE	A CALL?
\$zero	0	The Constant Value 0	N.A.
\$at	1	Assembler Temporary	No
\$v0-\$v1	2-3	Values for Function Results and Expression Evaluation	No
\$a0-\$a3	4-7	Arguments	No
\$t0-\$t7	8-15	Temporaries	No
\$s0-\$s7	16-23	Saved Temporaries	Yes
\$t8-\$t9	24-25	Temporaries	No
\$k0-\$k1	26-27	Reserved for OS Kernel	No
\$gp	28	Global Pointer	Yes
\$sp	29	Stack Pointer	Yes
\$fp	30	Frame Pointer	Yes
\$ra	31	Return Address	Yes

© 2014 by Elsevier, Inc. All rights reserved. From Patterson and Hennessy, Computer Organization and Design, 5th ed.







OPCOL	DES, BASI	E CONVER	SION.	SCII	SYMB	OLS		3	
	(1) MIPS		,			ASCII	D	Hexa-	ASCI
pcode	funct	funct	Binary		deci-	Char-	Deci-	deci-	Char-
31:26)	(5:0)	(5:0)	,	mal	mal	acter	mal	mal	acter
(1)	sll	add.f	00 0000	0	0	NUL	64	40	(a)
. /		$\mathrm{sub}f$	00 0001	1	1	SOH	65	41	Ă
j	srl	mul.f	00 0010	2	2	STX	66	42	В
jal	sra	div.f	00 0011	3	3	ETX	67	43	C
beq	sllv	sqrt.f	00 0100	4	4	EOT	68	44	D
bne		abs.f	00 0101	5	5	ENQ	69	45	E
blez	srlv	mov.f	00 0110	6	6	ACK	70	46	F
bgtz	srav	$\operatorname{neg} f$	00 0111	7	7	BEL	71	47	G
addi	jr		00 1000	8	8	BS	72	48	Н
addiu	jalr		00 1001	9	9	HT	73	49	I
slti	movz		00 1010	10	a	LF	74	4a	J
sltiu	movn		00 1011	11	b	VT	75	4b	K
andi	syscall	round.w.f	00 1100	12	С	FF	76	4c	L
ori	break	trunc.w.f	00 1101	13	d	CR	77	4d	M
xori		ceil.w.f	00 1110	14	e	SO	78	4e	N
lui	sync	floor.w.f	00 1111	15	f	SI	79	4f	O
	mfhi		01 0000	16	10	DLE	80	50	P
(2)	mthi		01 0001	17	11	DC1	81	51	Q
	mflo	movz.f	01 0010	18	12	DC2	82	52	R
	mtlo	movn.f	01 0011	19	13	DC3	83	53	S
			01 0100	20	14	DC4	84	54	T
			01 0101	21	15	NAK	85	55	U
			01 0110	22	16	SYN	86	56	V
			01 0111	23	17	ETB	87	57	W
	mult		01 1000	24	18	CAN	88	58	X
	multu		01 1001	25	19	EM	89	59	Y
	div		01 1010	26	1a	SUB	90	5a	Z
	divu		01 1011	27	1b	ESC	91	5b	[
			01 1100	28	1c	FS	92	5c	Ī
			01 1101	29	1d	GS	93	5d	]
			01 1110	30	1e	RS	94	5e	Ā
			01 1111	31	1f	US	95	5f	_
lb	add	cvt.s.f	10 0000	32	20	Space	96	60	
lh	addu	cvt.d.f	10 0001	33	21	1	97	61	a
lwl	sub		10 0010	34	22	"	98	62	b
lw	subu		10 0011	35	23	#	99	63	С
lbu	and	cvt.w.f	10 0100	36	24	\$	100	64	d
lhu	or		10 0101	37	25	%	101	65	e
lwr	xor		10 0110	38	26	&	102	66	f
	nor		10 0111	39	27	,	103	67	g
sb			10 1000	40	28	(	104	68	h
sh			10 1001	41	29	)	105	69	i
swl	slt		10 1010	42	2a	*	106	6a	j
SW	sltu		10 1011	43	2b	+	107	6b	k
			10 1100	44	2c	,	108	6c	1
			10 1101	45	2d	-	109	6d	m
swr			10 1110	46	2e		110	6e	n
cache			10 1111	47	2f	/	111	6f	0
11	tge	c.f.f	11 0000	48	30	0	112	70	р
lwc1	tgeu	c.un.f	11 0001	49	31	1	113	71	q
lwc2	tlt	c.eq.f	11 0010	50	32	2	114	72	r
pref	tltu	c.ueq.f	11 0011	51	33	3	115	73	S
	teq	c.olt.f	11 0100	52	34	4	116	74	t
ldc1		c.ult.f	11 0101	53	35	5	117	75	u
ldc2	tne	c.ole.f	11 0110	54	36	6	118	76	v
		c.ule.f	11 0111	55	37	7	119	77	W
sc		c.sf.f	11 1000	56	38	8	120	78	X
swc1		c.ngle.f	11 1001	57	39	9	121	79	у
		c.seq.f	11 1010	58	3a	:	122	7a	Z
				59	3b	- :	123	7b	- {
swc2		c.ngl.f	111 1011						
		c.ngl.f	11 1011 11 1100	60	3c	<	124	7c	Ì
swc2		c.lt.f	11 1100	60	3с	< =			}
							124 125 126	7c 7d 7e	} ~

## IEEE 754 FLOATING-POINT STANDARD

(-1)<sup>S</sup> × (1 + Fraction) × 2<sup>(Exponent - Bias)</sup> where Single Precision Bias = 127, Double Precision Bias = 1023.

# IEEE Single Precision and Double Precision Formats:

4 IEEE 754 Symbols Exponent Object 0 0 ± 0 0 ≠0 ± Denorm 1 to MAX - 1 anything ± Fl. Pt. Num. MAX 0 ±∞ MAX **≠**0 NaN S.P. MAX = 255, D.P. MAX = 2047

 S
 Exponent
 Fraction

 31 30 23 22
 0


 S
 Exponent
 Fraction

#### MEMORY ALLOCATION STACK FRAME Higher \$sp → 7fff fffc<sub>hex</sub> Memory Addresses Argument 6 Argument 5 Saved Registers Stack Dynamic Data \$gp →1000 8000<sub>hex</sub> Static Data Local Variables 1000 0000<sub>hex</sub> \$sp\_ Text Lower pc →0040 0000<sub>hex</sub> Memory Addresses Reserved

### DATA ALIGNMENT

Double Word									
	Wo	rd		Word					
Halfv	Halfword Halfwo			Hal	fword	Halfword			
Byte	Byte	Byte	Byte	Byte	Byte	Byte	Byte		
0 1 2 3 4 5 6 7 Valve of three least significant hits of bute address (Pig Endian)									

### EXCEPTION CONTROL REGISTERS: CAUSE AND STATUS



# $BD = Branch\ Delay,\ UM = User\ Mode,\ EL = Exception\ Level,\ IE = Interrupt\ Enable\ \textbf{EXCEPTION}\ \textbf{CODES}$

Cause of Exception reakpoint Exception
rookpoint Evacation
reakpoint Exception
Reserved Instruction
Exception
Coprocessor
Unimplemented
Arithmetic Overflow
Exception
Trap
ating Point Exception

### SIZE PREFIXES

	PREFIX	SYMBOL	SIZE	PREFIX	SYMBOL	SIZE	PREFIX	SYMBOL	SIZE	PREFIX	SYMBOL
101	Kilo-	К	210	Kibi-	Ki	1015	Peta-	P	250	Pebi-	Pi
106	Mega-	М	220	Mebi-	Mi	1018	Exa-	Е	260	Exbi-	Ei
10°	Giga-	G	230	Gibi-	Gi	1021	Zetta-	Z	270	Zebi-	Zi
1012	Tera-	т	240	Tebi-	Ti	1024	Yotta-	Y	280	Yobi-	Yi

© 2014 by Elsevier, Inc. All rights reserved. From Patterson and Hennessy, Computer Organization and Design, 5th ed.





1. Pull along perforation to separate card

MIPS Reference Data Card ("Green Card")