Quantum Control Electronics

Enables programmable real-time IF waveform generation and readout signal processing

<u>2 DAC Channels</u> to generate control pulses and/or readout pulses <u>2 ADC Channels</u> for capturing readout signals

FPGA based Micro control Sequence Processor

Programmable instruction set to sequence waveform generation from

local memory with deterministic latency

Implements branch conditions for pulse sequences

Branches are based on readout state determination (if-then-else, goto)

Sequences are aligned to 8 or 16 samples

ultiple on a local bus to enable conditions


Readout state determinations a shared across multiple on a local bus to enable conditions based on several qubit outcomes


APS Much Motorg 2010, Boston, Mr.


122611


IBM Q

Experimental setup COTS AWG I Q Mixer Splitter Bandpass filter Switch APS March Mening 2019, Broken, MA









■ Sampling: 480

■ Output Debounce: 20

■ ADC Chip: 72.2

■ Cable Delay: 72

Total: 786.2ns

■ Conditional Reset Pulse: 50

FPGA Integration Logic: 92

APS March Meeting 2019, Boston, MA

V26:1

Device dependent (quantum):

measurement: 300 (sampling: 480)

Reset Pulse: 50

Cavity emptying: ~300ns

total: 650ns

Fixed delays (classical):

Output Debounce: 20

ADC Chip: 72.2


FPGA Integration Logic: 92

Cable Delay: 72

total: 256.2ns


Measurement cycle = 800ns

IBM Q




Antonio Córcoles, Maika Takita, Ken Inoue, Scott Lekuch, Abhinav Kandala, Jay Gambetta, Jerry Chow IBM T.J. Watson Research Center

V26:2









Atomic flux pulses for a superconducting quantum processor

part 1:
Real-time corrections and repeatability of flux pulses

TUDelft


QUTech


part 2: Performance and benefits of net-zero conditional-phase gates

Zurich Instruments Filip K Malinowski,


M Adriaan Rol,
Livio S Ciorciaro,
Brian M Tarasinski,
Yves Salathe,
Niels Haandbaek,


Jan Šedivý, Leonardo DiCarlo






Fu, Proceedings MICRO-50, 2017 Fu, Proceedings HPCA, 2019





- dedicated to long timescales (20 ns to 10 μs)
- implemented in hardware in a real-time (no precompilation)








F. K. Malinowski, M. A. Rol

7th of March, 2019

Finite Impulse Response Filter


- dedicated to short timescales (< 20 ns)
- precompiled
- waveform convolved with 10-ns-long inverter response function



F.K. Malinowski, M. A. Rol


Optimized step response

- 4 Infinite Impulse Response filters
- 1 Finite Impulse Response filter
- 0.1%-accurate step response



F. K. Malinowski, M. A. Rol

7th of March, 2019 97



Summary

- Cryoscope uses qubit to measure flux-pulse distortions in-situ
- Long-timescale predistortion are applied in real-time, without precompilation
- With predistortions step-response accurate up to ~0.1%


Part 2:

Performance and benefits of Net-Zero conditional-phase gates

M Adriaan Rol et al.

F = 99.1%, L = 0.1%

MA Rol arXiv 1903.02492



Support:



F. K. Malinowski, M. A. Ro

7th of March, 2019

107/1

Atomic flux pulses for a superconducting quantum processor part 2:

Performance and benefits of Net-Zero CZ gates

M. Adriaan. Rol, F. Battistel, F. K. Malinowski, C. C. Bultink, B. M. Tarasinski, R. Vollmer, N. Haider, N. Muthusubramanian, A. Bruno, B. M. Terhal, L. DiCarlo

ArXiv: 1903.02492









Flux-pulsed CZ gate

- Pulse into resonance with |11⟩ ↔ |02⟩ avoided crossing
- |11) acquires conditional phase:

$$\phi_{2Q} = \varphi_{11} - \varphi_{01} - \varphi_{10}$$


- ✓ Fast → High fidelity
- ♦ Pulse too fast → Leakage
- Distortions → History dependence
- (Low-frequency) flux noise → Dephasing

Theory: Strauch et al. Phys. Rev. Lett. (2003) Experiment: DiCarlo et al. Nature (2009) Fast-adiabatic pulsing theory: Martinis and Geller Phys. Rev. A (2014)




Motivation


$$\begin{pmatrix} 1 & 0 & 0 & 0 \\ 0 & e^{i\varphi_{01}} & 0 & 0 \\ 0 & 0 & e^{i\varphi_{10}} & 0 \\ 0 & 0 & 0 & e^{i\varphi_{11}} \end{pmatrix} \Rightarrow \begin{pmatrix} 1 & 0 & 0 & 0 \\ 0 & 1 & 0 & 0 \\ 0 & 0 & 1 & 0 \\ 0 & 0 & 0 & -1 \end{pmatrix}$$




Net-Zero




Chr. 1903.02492







- Single-board FPGA+DACs+ADCs board
- Start with evaluation boards
 - o Xilinx VC707 evaluation board
 - m Virtex 7 FPGA
 - Dual HPC FMC
 - m SFP module connector
 - o Abaco Systems (4DSP) FMC120
 - Quad channel 16 bit DAC @1.25GSPS
 - Quad channel 16 bit ADC @ 1GSPS
 - o Digital IO pins for triggers
 - o External clock @ 1GHz



GHuang@lbl.gov


Scalable FPGA based qubit control



ACCELERATOR TECHNOLOGY & APPLIED PHYSICS DIVISION

- Typical qubit control frequency ranges between 5-7 GHz
- Challenges such as clock synchronization and removing sampling aliases and jitters are met by ATAP Division's expertise on high-frequency control

One technology to control both!



Qubit