

Use	Connections	Name	Description	Export	Clock	Base	End	IRQ	Tags	Opcode Name
<input checked="" type="checkbox"/>		<div>clk_0</div>	Clock Source Clock Input Reset Input Clock Output Reset Output	clk reset <i>Double-click to export</i> <i>Double-click to export</i>	exported clk_0					
<input checked="" type="checkbox"/>		<div>nios2_gen2_0</div>	Nios II Processor Clock Input Reset Input Avalon Memory Mapped Master Avalon Memory Mapped Master Interrupt Receiver Reset Output Avalon Memory Mapped Slave Custom Instruction Master	<i>Double-click to export</i> <i>Double-click to export</i> <i>Double-click to export</i> <i>Double-click to export</i> <i>Double-click to export</i> <i>Double-click to export</i> <i>Double-click to export</i>	clk_0 [clk] [clk] [clk] [clk] [clk] [clk]		IRQ 0	IRQ 31		
<input checked="" type="checkbox"/>		<div>onchip_memory2_0</div>	On-Chip Memory (RAM or ROM) Intel ... Clock Input Avalon Memory Mapped Slave Reset Input	<i>Double-click to export</i> <i>Double-click to export</i> <i>Double-click to export</i>	clk_0 [clk1] [clk1]	0x0000_0000	0x0000_000f			
<input checked="" type="checkbox"/>		<div>sdram</div>	SDRAM Controller Intel FPGA IP Clock Input Reset Input Avalon Memory Mapped Slave Conduit	<i>Double-click to export</i> <i>Double-click to export</i> <i>Double-click to export</i> sdram_wire	sdram_pll_... [clk] [clk]	0x0800_0000	0x0bff_ffff			
<input checked="" type="checkbox"/>		<div>sdram_pll</div>	ALTPPL Intel FPGA IP Clock Input Reset Input Avalon Memory Mapped Slave Clock Output	<i>Double-click to export</i> <i>Double-click to export</i> <i>Double-click to export</i> <i>Double-click to export</i>	clk_0 [inc1k_interf...] [inc1k_interf...] sdram_pll_c0 sdram_pll_c1	0x0000_01c0	0x0000_01cf			
<input checked="" type="checkbox"/>		<div>sysid_qsys_0</div>	System ID Peripheral Intel FPGA IP Clock Input Reset Input Avalon Memory Mapped Slave	<i>Double-click to export</i> <i>Double-click to export</i> <i>Double-click to export</i>	clk_0 [clk] [clk]	0x0000_01a8	0x0000_01ef			
<input checked="" type="checkbox"/>		<div>jtag_uart_0</div>	JTAG UART Intel FPGA IP Clock Input Reset Input Avalon Memory Mapped Slave Interrupt Sender	<i>Double-click to export</i> <i>Double-click to export</i> <i>Double-click to export</i> <i>Double-click to export</i>	clk_0 [clk] [clk] [clk]	0x0000_01e0	0x0000_01e7			
<input checked="" type="checkbox"/>		<div>keycode</div>	PIO (Parallel I/O) Intel FPGA IP Clock Input Reset Input Avalon Memory Mapped Slave Conduit	<i>Double-click to export</i> <i>Double-click to export</i> <i>Double-click to export</i> keycode	clk_0 [clk] [clk] [clk]	0x0000_01b0	0x0000_01bf			
<input checked="" type="checkbox"/>		<div>usb_irq</div>	PIO (Parallel I/O) Intel FPGA IP Clock Input Reset Input Avalon Memory Mapped Slave Conduit	<i>Double-click to export</i> <i>Double-click to export</i> <i>Double-click to export</i> usb_irq	clk_0 [clk] [clk] [clk]	0x0000_01a0	0x0000_01af			
<input checked="" type="checkbox"/>		<div>usb_gpx</div>	PIO (Parallel I/O) Intel FPGA IP Clock Input Reset Input Avalon Memory Mapped Slave Conduit	<i>Double-click to export</i> <i>Double-click to export</i> <i>Double-click to export</i> usb_gpx	clk_0 [clk] [clk] [clk]	0x0000_0190	0x0000_019f			
<input checked="" type="checkbox"/>		<div>usb_rst</div>	PIO (Parallel I/O) Intel FPGA IP Clock Input Reset Input Avalon Memory Mapped Slave Conduit	<i>Double-click to export</i> <i>Double-click to export</i> <i>Double-click to export</i> usb_rst	clk_0 [clk] [clk] [clk]	0x0000_0180	0x0000_018f			
<input checked="" type="checkbox"/>		<div>hex_digits_pio</div>	PIO (Parallel I/O) Intel FPGA IP Clock Input Reset Input Avalon Memory Mapped Slave Conduit	<i>Double-click to export</i> <i>Double-click to export</i> <i>Double-click to export</i> hex_digits	clk_0 [clk] [clk] [clk]	0x0000_0170	0x0000_017f			
<input checked="" type="checkbox"/>		<div>leds_pio</div>	PIO (Parallel I/O) Intel FPGA IP Clock Input Reset Input Avalon Memory Mapped Slave Conduit	<i>Double-click to export</i> <i>Double-click to export</i> <i>Double-click to export</i> leds	clk_0 [clk] [clk] [clk]	0x0000_0160	0x0000_016f			
<input checked="" type="checkbox"/>		<div>key</div>	PIO (Parallel I/O) Intel FPGA IP Clock Input Reset Input Avalon Memory Mapped Slave Conduit	<i>Double-click to export</i> <i>Double-click to export</i> <i>Double-click to export</i> key_external_connection	clk_0 [clk] [clk] [clk]	0x0000_0150	0x0000_015f			
<input checked="" type="checkbox"/>		<div>timer_0</div>	Interval Timer Intel FPGA IP Clock Input Reset Input Avalon Memory Mapped Slave Interrupt Sender	<i>Double-click to export</i> <i>Double-click to export</i> <i>Double-click to export</i> <i>Double-click to export</i>	clk_0 [clk] [clk] [clk]	0x0000_0080	0x0000_00bf			
<input checked="" type="checkbox"/>		<div>spi_0</div>	SPI (3 Wire Serial) Intel FPGA IP Clock Input Reset Input Avalon Memory Mapped Slave Interrupt Sender Conduit	<i>Double-click to export</i> <i>Double-click to export</i> <i>Double-click to export</i> <i>Double-click to export</i> spi0	clk_0 [clk] [clk] [clk]	0x0000_00c0	0x0000_00df			