

SME309—Microprocessor Design


Lab2

Implementation of an ARMv3 Processor 2023.10

SME309 Lab2

Lab Schedule





Content



- 1. Objective & Overview
- 2. Submodule Details
- 3. How To Test


Objective



- In this lab, you will be implementing an ARMcore you are learning in lectures.
- Essentially, it will support the following instructions
 - Memory instructions:
 - LDR, STR
 - With positive immediate offset(e.g. LDR R6, [R4, #4])
 - Data-processing instructions:
 - AND, OR, ADD, SUB
 - with register or immediate Scr2, but no shifts(e.g. ADD R9, R8, R5 or SUB R3, R11, #1)
 - Branch instructions:
 - B
- Further, improve the processor by adding the following features
 - Memory instructions:
 - LDR, STR
 - with negative immediate offset(e.g. STR R6, [R4, #-4])
 - Data-processing instructions:
 - CMP, CMN
 - Data-processing instructions:
 - AND, OR, ADD, SUB
 - Src2 support register with immediate shift(LSL, LSR, ASR, ROR) (e.g. ADD R7, R2, R12, LSR #5)

ARMcore Overview





Project Structure



TOP_Nexys4.v, Wrapper.v and TOP.xdc are all completely provided so that you can directly use them to setup your project.

- TOP_Nexys4.v: FPGA Onboard implementation for wrapper.v
- Wrapper.v: wrap up Memory and ARM Core together.

For convenience to code check, recommend to complete by following:

- Core Module: ARM.v
- Submodules: ProgramCounter.v, ControlUnit.v, RegisterFile.v, Extend.v, Shifter.v, ALU.v

```
Design Sources (2)

TOP (TOP_Nexys4.v) (1)

wrapper1: Wrapper (Wrapper.v) (1)

ARM1: ARM (ARM.v) (6)

PC1: ProgramCounter (ProgramCounter.v)

ControlUnit1: ControlUnit (ControlUnit.v) (2)

RF1: RegisterFile (RegisterFile.v)

Extend1: Extend (Extend.v)

Shifter1: Shifter (Shifter.v) (5)

ALU1: ALU (ALU.v)
```

```
input CLK,
input Reset,
input [31:0] Instr,
input [31:0] ReadData,

output MemWrite,
output [31:0] PC,
output [31:0] ALUResult,
output [31:0] WriteData
);
```

FPGA Onboard Demo



The role of FPGA peripherals:

- Switches: Represents the address of data memory (variable region).
- LEDs: Indicates the real-time PC value.
- SevenSegs: Indicates the data content of the data memory with the address corresponding to the switches.
- BTNU: Pause; BTND: Reset;


Content



- 1. Objective & Overview
- 2. Submodule Details
- 3. How To Test

Program Counter






SME309 - Microprocessor Design

SME309 Lab2

Program Counter



Module ProgramCounter




Asynchronous Reset

```
//ProgramCounter.v
module ProgramCounter(
    input CLK,
    input Reset,//reset is high-active
    input PCSrc, //PC source
    input [31:0] Result, //From ALU
    output reg [31:0] PC,
    output [31:0] PC_Plus 4
//fill your Verilog code here.
endmodule
```

Program Counter TestBench





esign

51 endmodule


Compile Option:
include"ProgramCounter.v "
Need to include the full file path if
ProgramCounter.v and testbench are
not in the same folder

```
ProgramCounter PC1(
    .CLK(CLK),
    .Reset(Reset),
    .PCSrc(PCSrc),
    .Result(Result),

    .current_PC(current_PC),
    .PC_Plus_4(PC_Plus_4)
);
```

Register File






SME309 - Microprocessor Design

SME309 Lab2

Register File




Module RegisterFile



```
//RegisterFile.v
module RegisterFile(
    input CLK,
    input WE3, //high active
    input [3:0] A1, //Read index1
    input [3:0] A2, //Read index2
    input [3:0] A3, //Write index
    input [31:0] WD3,//Write data
    input [31:0] R15, //R15 Data in
    output [31:0] RD1, // Read data1
    output [31:0] RD2 //Read data2
reg [31:0] RegBankCore[0:14] ;
//fill your Verilog code here.
endmodule
```

Control Unit







SME309 - Microprocessor Design

SME309 Lab2


Control Unit







- Control Unit:
 - Decoder
 - Condition Logic



Decoder

Branch

 $Rd_{3:0}$

Op 1:0

Funct_{5:0}

PC Logic

Main

Decoder

ALU

Decoder

ALUOp

PCS

RegW

MemW

ALUSrc

MemtoReg

ImmSrc_{1:0}

RegSrc_{1:0}

ALUControl 1:0

FlagW_{1:0}





funct

PCS = 1 if PC is written by an instruction or branch (B):

PCS = ((Rd == 15) & RegW) | Branch

If instruction is executed: PCSrc = PCS

• Else:

PCSrc = 0 (i.e., PC=PC+4)

PC Logic

qo	Functs	Funct _o	Туре	Branch	MemtaReg	MemW	ALLUSirc	ImmSrc	RegW	RegSrc	ALUOp
00	0	×	DP reg	0	0	0	0	xx	1	00	1
00	1	×	DP imm	0	0	0	1	00	1	хо	1
01	×	0	STR	0	х	1	1	01	0	10	0
01	×	1	LDR	o	1	0	1	01	1	хo	0
10	×	×	В	1	0	o	1	10	0	X1	0

Main Decoder

ALUOp	Funct _{4:1} (cmd)	Funct _o (S)	Туре	ALUControl _{1:0}	FlagW _{1.0}
0	X	х	Not DP	00	00
	0400	0	ass	ume to be Al	DD 00
	0100	1	ADD	00	11
	0010	0	SUB		00
	0010	1	508	01	11
1	0000	0	AND	10	00
	0000	1	AND	10	10
	1100	0	ODD	11	00
	1100	1	ORR	11	10

→ For positive immediate offset

ALU Decoder

SME309 – Microprocessor Design

4:0

16

Decoder



```
module Decoder(
    input [31:0] Instr,
    output PCS,
    output RegW,
    output MemW,
    output MemtoReg,
    output ALUSrc,
    output [1:0] ImmSrc,
    output [1:0] RegSrc,
    output reg [1:0] ALUControl,
    output reg [1:0] FlagW
    reg ALUOp ;
    reg Branch;
//Main Decoder
//ALU Decoder
endmodule
```

Hint for Coding: Use case statement

Verilog HDL: A Guide to Digital Design and Synthesis, Chapter 7.5

7.5.1 case Statement

The keywords case, endcase, and default are used in the case statement. .

```
case (expression)
  alternative1: statement1;
  alternative2: statement2;
  alternative3: statement3;
  ...
  default: default_statement;
endcase
```

7.5.2 casex, casez Keywords


There are two variations of the case statement. They are denoted by keywords, casex and casez.

- casez treats all z values in the case alternatives or the case expression as
 don't cares. All bit positions with z can also represented by ? in that
 position.
- casex treats all x and z values in the case item or the case expression as
 don't cares.

The use of casex and casez allows comparison of only non-x or -z positions in the case expression and the case alternatives. Example 7-16 illustrates the

SME309 Lab2 17






ALUOp	Funct _{4:1} (cmd)	Funct ₀ (S)	Type	ALUControl _{1:0}	FlagW _{1:0}
0	X	X	Not DP	00	00
1	0100	0	ADD	00	00
		1			11
	0010	10 0 SUB	SUB	01	00
		1			- 11
	0000 0		AND	10	00
		1] .		10
	1100 0		ORR	11	00
		1] ,		10

- FlagW_{1:0}: Flag Write signal, asserted when ALUFlags should be saved (i.e., on instruction with S=1)
- ADD, SUB update all flags
- AND, OR update NZ only
- So Flags status register has two write enables. Flags_{3:0} = $\{N,Z,C,V\}$
- 31:28 27:26 25 24:21 19:16 15:12 11:0 Rn Rd Src2 cmd cond funct

- ADD, SUB update all flags (NZCV)
- AND, ORR only update NZ flags
- So, two bits needed:
 - FlagW₁ = 1: NZ saved (ALUFlags_{3:2} saved)
 - FlagW₀ = 1: CV saved (ALUFlags_{1:0} saved)






cond	Mnemonic	Name	CondEx
0000	EQ	Equal	Z
0001	NE	Not equal	$ar{Z}$
0010	CS / HS	Carry set / Unsigned higher or same	С
0011	CC / LO	Carry clear / Unsigned lower	$ar{\mathcal{C}}$
0100	MI	Minus / Negative	N
0101	PL	Plus / Positive of zero	\overline{N}
0110	VS	Overflow / Overflow set	V
0111	VC	No overflow / Overflow clear	$ar{V}$
1000	HI	Unsigned higher	ĪC
1001	LS	Unsigned lower or same	Z OR \bar{C}
1010	GE	Signed greater than or equal	$\overline{N \oplus V}$
1011	LT	Signed less than	$N \oplus V$
1100	GT	Signed greater than	$\bar{Z}(\overline{N \oplus V})$
1101	LE	Signed less than or equal	$Z OR (N \oplus V)$
1110	AL (or none)	Always / unconditional	ignored




```
module CondLogic(
    input CLK,
    input PCS,
    input RegW,
    input MemW,
    input [1:0] FlagW,
    input [3:0] Cond,
    input [3:0] ALUFlags,
    output PCSrc,
    output RegWrite,
    output MemWrite,
    );
    reg CondEx ;
    reg N = 0, Z = 0, C = 0, V = 0;
endmodule
```

Code can be divided into 3 parts:



Code can be divided into 3 parts:





- 1 output stage: assign using '&' logic
- **②** Flags Register update:


$$Flags_{3:0} = \{N,Z,C,V\}$$

- FlagW₁ = 1: NZ saved (ALUFlags_{3:2} saved)
- FlagW₀ = 1: CV saved (ALUFlags_{1:0} saved)
- \Rightarrow {N, Z} <= ALUFlags_{3:2}
- \Rightarrow {C, V} <= ALUFlags_{1:0}
- (3) 'CondEX' generate: use case statement

cond	Mnemonic	Name	CondEx
0000	EQ	Equal	Z
0001	NE	Not equal	Ī
0010	CS / HS	Carry set / Unsigned higher or same	С
0011	CC / LO	Carry clear / Unsigned lower	Ē
0100	MI	Minus / Negative	N
0101	PL	Plus / Positive of zero	$ar{N}$
0110	VS	Overflow / Overflow set	V
0111	VC	No overflow / Overflow clear	\bar{V}
1000	HI	Unsigned higher	Σ̄C
1001	LS	Unsigned lower or same	Z OR \bar{C}
1010	GE	Signed greater than or equal	$\overline{N \oplus V}$
1011	LT	Signed less than	$N \oplus V$
1100	GT	Signed greater than	$\bar{Z}(\overline{N \oplus V})$
1101	LE	Signed less than or equal	$Z OR (N \oplus V)$
1110	AL (or none)	Always / unconditional	ignored

ControlUnit





Combine the Decoder module and the Conditional Logic module to form the Control Unit module by connecting some internal wires


```
CLK
     Condan
ALUFlags<sub>3.0</sub>
                                                  Conditional
                                    FlagW<sub>1:0</sub>
                                    PCS
                                                                    PCSrc.
                                    RegW
                                                                    RegWrite
        Op, o
                                    MemW
                                                                    MemWrite
    Funct<sub>so</sub>
                       Decoder
                                                                    MemtoReg
        Rd_{3:0}
                                                                    ALUSrc
                                                                     ImmSrc 1-0
                                                                     RegSrc<sub>1:0</sub>
                                                                    ALUControl<sub>1:0</sub>
```

```
//ControlUnit.v
module ControlUnit(
    input [31:0] Instr,
    input [3:0] ALUFlags,
    input CLK,
    output MemtoReg,
    output MemWrite,
    output ALUSrc,
    output [1:0] ImmSrc,
    output RegWrite,
    output [1:0] RegSrc,
    output [1:0] ALUControl,
    output PCSrc
    );
    wire [3:0] Cond;
    wire PSC, RegW, MemW;
    wire [1:0] FlagW;
    assign Cond=Instr[31:28];
```

```
CondLogic CondLogic1(
     CLK,
     PCS,
     RegW,
     MemW,
     FlagW,
     Cond,
     ALUFlags,
     PCSrc,
     RegWrite,
     MemWrite,
Decoder Decoder1(
     Instr.
     PCS,
     RegW,
     MemW,
     MemtoReg,
     ALUSrc,
     ImmSrc,
     RegSrc,
     ALUControl,
     FlagW
    endmodule
```














N = 1 (Negative) if Result	t is	negative
----------------------------	------	----------

- Z = 1 (Zero) if all of the bits of Result are 0
- C = 1 (Carry) if
 - C_{out} of adder is 1 AND
 - ALU is performing ADD/SUB
- V = 1 (oVerflow) if
 - ALU is performing ADD/SUB AND
 - A and Sum have opposite signs AND
 - If ADD: A and B have same sign
 - If SUB: A and B have different signs

$ALUControl_{1:0}$	00	01	10	11
Туре	ADD	SUB	AND	ORR

- ADD, SUB update all flags(NZCV)
- ☐ AND, ORR only update NZ flags*






```
module ALU(
       input [31:0] A,
       input [31:0] B,
       input [1:0] ALUControl,
       output [31:0] ALUResult,
       output [3:0] ALUFlags
);
endmodule
```


- **Arithmetic Operation**
- 2 ALUFlags Generation
- According to the diagram, only one Adder is allowed!
- Subtraction shall NOT appear in your code!


Code can be divided into 2 parts:



Extend







Different bit width of "Imm" for different types of instructions


DP LDR/STR B

	ImmSrc _{1:0}	Extimm	Description
	00	(24{'0'}, Instr _{7:0})	Zero-extended Imm8
8	01	(20{'0'}, Instr _{11:0})	Zero-extended Imm12
	10	(6{Instr ₂₃ }, Instr _{23:0} , 2{'0'})	(Sign-extended Imm24) << 2

```
module Extend(
    input [1:0] ImmSrc,
    input [23:0] InstrImm,

    output reg [31:0] ExtImm
    );
endmodule
```

ARMcore (Essential Functionality)




module ARMcore(

input CLK,



STR, LDR with negative immediate offset

Op Op	Functs	Funct ₀	Туре	Branch	MemtoReg	MemW	ALUSrc	ImmSrc	100		e ould b	M.
00	0	Х	DP reg	0	0	0	0	XX	10120		offse	pport Op _{1:0} Main Decoder AL Im
00	1	х	DP imm	0	0	0	1	00	1	X0	1	unct _{5:0}
01	x	0	STR	0	x	1	1	01	0	10	0	ALU Decoder Fla
01	х	1	LDR	0	1	0	1	01	1	X0	0	E.g. LDR R5,[R3,#-4];
10	x	х	В	1	0	0	1	10	0	X1	0	



STR, LDR with negative immediate offset

Which Function to add

I: Immediate bar

P : Preindex U: Add

B: Byte

funct (6-bit)

W : Writeback

1:1oad




										- 1.11		•	
Op	Funct ₅	Functo	Туре	ranch	MemtoReg	MemW	ALUSrc	lmmSrc	RegW	RegSrc	ALUOp		ALUOp ₂
00	0	х	DP reg	0	0	0	0	xx	1	00	1		1:
00	1	х	DP imm	0	0	0	1	00	1	XO	1		1:
01	x	0	STR	0	х	1	1	01	0	10	0		??
01	x	1	LDR	0	1	0	1	01	1	XO	0		??
10	х	х	В	1	0	0	1	10	0	X1	0		?? ^

11 11 ?? ?? ?? ??

Make your own choice!

SUSTech Southern University of Science and Technology

CMP and CMN



CMP does subtraction, sets the flag, and discards the result

- CMP does addition, sets the flag, and discards the result
- No change to datapath needed for implementation!
- Add "NoWrite"

Funct[4:1]



CMP and CMN

1010 CMP Compare Update flags after Rn - shifter_operand

1011 CMN Compare Negated Update flags after Rn + shifter_operand

ALUOp	Funct _{4:1} (cmd)	Funct _o (S)	Type	ALUControl _{1:0}	FlagW _{1:0}	NoWrite
0??	x	x	Not DP	00	00	0
	0100	0	700	00	00	0
	0100	1	ADD	00	11	0
	0010	0	SUB	01	00	0
	0010	1	308	01	11	0
11	0000	0	AND	10	00	0
	0000	1	AND	10	10	0
	1100	0	OPP	11	00	0
	1100	1	ORR	11	10	0
	1010	1	CMP	01	11	1
	133	7		100	-10	

11 ? SME309 – Microprocessor Design


CMN SME309 Lab2 ?

?

)




Src2 support register with immediate shift(LSL, LSR, ASR, ROR)





Src2 support register with immediate shift(LSL, LSR, ASR, ROR)

Hardware-efficient Shifter



SME309 - Microprocessor Design

SME309 Lab2


Content



- 1. Objective & Overview
- 2. Submodule Details
- 3. How To Test



- We offer two up-level modules for ARM test: TOP and Wrapper.
- The design file hierarchy should be as follows:
 - -- TOP (For on-board implementation, use the 100MHz on-board clock port.)
 - ---- Wrapper (For simulation, use the post-division CLK.)
 - ----- **ARM**
 - ------- **Components of ARM** (ControlUnit, ALU, RegisterFile, ProgramCounter, etc.)



Q: How to convert the target module while converting synthesis to simulation?

A: Right-click the target module, and choose **Set as Top**.




The role of FPGA peripherals:

- Switches: Represents the address of data memory (variable region).
- LEDs: Indicates the real-time PC value.
- SevenSegs: Indicates the data content of the data memory with the address corresponding to the switches.
- BTNU: Pause; BTND: Reset;
- 100MHz Oscillator: Clock provider.

We offer the ARM instructions (machine code) and the initial data as a test sample, which are initialized in instruction memory and data memory in **Wrapper** module. Besides, TOP_Nexys4.v, Wrapper.v, Wrapper_tb.v and TOP.xdc are all completely provided so that you can directly use them to start your test. The assembly file corresponding to the test instructions can be also referred to have a better understanding.




The ideal simulation waveform should be like this:



How to Debug



Compare the sim_model, find the instruction and check.



SME309 – Microprocessor Design

SME309 Lab2



The ideal on-board implementation should be like this:

When SW5 and SW4 pulls up, the SevenSegs can show FFBE03FF.

When SW5 pulls up, the SevenSegs can show FFFFFFF.

And the LEDs will finally stay at 000000011101000.



LDR R10,addr3; STR R11,[R10];MEM[12]=R11 LDR R9,addr2; STR R1,[R9];MEM[8]=R1

Cautious:

This test sample is given just for your own validation.
In Lab Check, we will replace it with one of the similar test samples to avoid some tricky.