

SME-309 Microprocessor Design

Lab 1 – Familiarization with Keil MDK and Vivado

Content



- 1. Background and introduction
- 2. Keil Quick Start
- 3. Debug with Keil
- 4. Seven-Segment Display
- 5. Vivado Tips
- 6. Lab1 Task



Content



- 1. Background and introduction
- 2. Keil Quick Start
- 3. Debug with Keil
- 4. Seven-Segment Display
- 5. Vivado Tips
- 6. Lab1 Task



Background

swap(int v[], int k)

v[k] = v[k+1]:

v[k+1] = temp;

X10. X1.3

ADD X10, X0, X10

LDUR X9, [X10,0]

LDUR X11,[X10,8] STUR X11,[X10,0]

STUR X9. [X10.8]

temp = v[k];

{int temp:

Compiler

swap:



Keil MDK

High-level language program (in C)

Assembly language program (for ARMv8)

Binary machine language program (for ARMv8)

Integrated development environments
...Include C/C++ compilers
...For Arm Cortex®-M based


devices.

Assembly Code (.s)
Very low-level, still readable
Based on CPU Instruction Set

Provided Instructions for CPU to Run Trick: Hard coding into Verilog

Machine Code (.hex)
For CPU to read & run

Vivado



Implement

Generate bit files, Mapping to FPGA

Netlist

Run *.c/*.s code in FPGA,
Which is CPU designed by *.v

Introduction



In this lab, you will get familiar with Keil MDK and Vivado.

Keil MDK (Microcontroller Development Kit) is the complete software development environment for a range of Arm Cortex-M based microcontroller devices. MDK includes the μVision IDE and debugger, Arm C/C++ compiler, and essential middleware components.

You can use Keil MDK to do assembly language programming, simulation, and even compilation of C++.

In this lab, we will learn to use Keil MDK to build a project, debug, and generate HEX file.

Then the HEX file can be converted to Verilog file, which will be used to initialize the ROM of your CPU (by Hex2ROM.exe). It can also be used to check whether your ARM CPU can run proper instructions by "initializing" your instruction memory file when running the simulation in later labs.

Files to be needed:

- 1. MDK-523.exe
- 2. MDK79523.exe
- 3. Sample_ASM_Keil_ARM7.s
- 4. MMIO.ini
- 5. Hex2ROM.exe

SME309 Lab1

Content



- 1. Background and introduction
- 2. Keil Quick Start
- 3. Debug with Keil
- 4. Seven-Segment Display
- 5. Vivado Tips
- 6. Lab1 Task






1. Install Keil.

Step1: Install MDK-523.exe;

Step2: Install MDK79523.exe (ARMv3 patch);















2. New a µVision project, save it to a specified location you like.











3. Choose the device "ARM7 (Little Endian)", and OK.








4. Add the assembly code ".s" file into the project.









海水致电子学院 School of Micronic treates

5. Check again for Target 1.











6. Set target as ARM-Mode; set Create HEX file.











7. Set Linker and Debug as the figures below.
R/W Base is the base address of Read/Write;
Initialization file is used to allow R/W access to IO space.






FromELF: creating hex file...

Build Time Elapsed: 00:00:02

".\Objects\test.axf" - 0 Error(s), 0 Warning(s).





8. Build the project.

Then you can find ".hex"
file in Objects folder.


Copy the "Hex2ROM.exe"
file into this folder

🚞 > 此电脑 > DATA (D:) > SME309 > KeilProjects > Objects										
名称	修改日期	类型	大小							
Hex2ROM.exe	2021/8/21 17:23	应用程序	408 KB							
sample_asm_keil_arm7.d	2023/9/16 13:29	D 文件	1 KB							
sample_asm_keil_arm7.o	2023/9/16 13:29	O 文件	3 KB							
test.axf	2023/9/16 13:29	AXF 文件	3 KB							
test.build_log.htm	2023/9/16 13:29	Microsoft Edge	2 KB							
test.hex	2023/9/16 13:29	HEX 文件	2 KB							
c test.htm	2023/9/16 13:29	Microsoft Edge	1 KB							
test.lnp	2023/9/16 13:29	LNP 文件	1 KB							
test_Target 1.dep	2023/9/16 13:29	DEP 文件	1 KB							

SME309 Lab1 14



9. Convert HEX file to Verilog code.






```
// Instruction Memory
5 v initial begin
               INSTR MEM[0] = 32'hE3A00000;
               INSTR MEM[1] = 32'hE1A0100F;
               INSTR MEM[2] = 32'hE0800001;
               INSTR MEM[3] = 32'hE2511001;
               INSTR MEM[4] = 32'h1AFFFFFC;
               INSTR MEM[5] = 32'hE59F01E8;
               INSTR MEM[6] = 32'hE58F57E0;
               INSTR MEM[7] = 32'hE59F57DC;
               INSTR MEM[8] = 32'hE59F21D8;
               INSTR MEM[9] = 32'hE5820000;
               INSTR MEM[10] = 32'hE5820004;
               INSTR MEM[11] = 32'hEAFFFFFE;
               for(i = 12; i < 128; i = i+1) begin
                   INSTR MEM[i] = 32'h0;
    end
           machine code
    // Data (Constant) Memory

√ initial begin

               DATA_CONST_MEM[0] = 32'h00000800;
               DATA CONST MEM[1] = 32'hABCD1234;
               for(i = 2; i < 128; i = i+1) begin
                   DATA CONST MEM[i] = 32'h0;
               end
    end
```

10. Check the output Verilog file, which is used to initialize Instruction and Data memory of your CPU.



Content




- 1. Background and introduction
- 2. Keil Quick Start
- 3. Debug with Keil
- 4. Seven-Segment Display
- 5. Vivado Tips
- 6. Lab1 Task



Debug with Keil




1. Start Debug Session.







2. Current values of Registers is shown on the left.



SME309 – Microprocessor Design SME309 Lab1






3. Run and stop.

You can click here to run your program, and it will stop at the breakpoint.

The **blue** arrow means the line you choose, and the yellow arrow means the line it executes to.




Debug with Keil



4. Reset.

Click here to reset


PAY ATTENTION: your memory may not reset by click this button. (try exiting debug mode and entering it again)



See the changes of register value to help you debug








If you see this error when debugging, try typing 'map 0,4095 read write exec' on the command window, then restart simulation.





5. Memory.



SME309 – Microprocessor Design SME309 Lab1

Content




- 1. Background and introduction
- 2. Keil Quick Start
- 3. Debug with Keil
- 4. Seven-Segment Display
- 5. Vivado Tips
- 6. Lab1 Task



Seven-Segment Display






The Nexys A7 board contains two four-digit **common anode seven-segment** LED displays, configured to behave like **a single eight-digit display**. Each of the eight digits is composed of seven segments arranged in a "figure 8" pattern, with an LED embedded in each segment. Segment LEDs can be individually illuminated, so any one of 128 patterns can be displayed on a digit by illuminating certain LED segments and leaving the others dark.

Seven-Segment Display






The anodes of the seven LEDs forming each digit are tied together into one "**common anode**" circuit node through a **PNP transistor** to +3.3V, as shown in the above figure, but the LED cathodes remain separate. A control **signal of 0 to a cathode** will turn on the LED segment and a signal of 1 will turn it off.

Seven-Segment Display





A scanning display controller circuit can be used to show an eight-digit number on this display. This circuit drives the anode signals and corresponding cathode patterns of each digit in a repeating, continuous succession at an update rate that is **faster than the human eye can detect**. Each digit is illuminated just one-eighth of the time.





```
abcdefq
X
     0 1 0 0 0 0 0
     0 1 1 0 0 0 0
     0 1 1 1 0 0 0
      1 = off
```

$$1 = off$$

 $0 = on$

The seven cathode signals are available as inputs to the 8-digit display. This signal connection scheme creates a multiplexed display, where the **cathode signals are common to all digits** but they can only illuminate the segments of the digit whose corresponding anode signal is asserted.

The table shows output cathode values for each segment ca - cg needed to display all hex values form 0 - F.

Refer to Nexys A7 TM FPGA Board Reference Manual (page 23-24) for more detailed information.





The output port for 7-segment display of top module can be mapped like this

4 anode (8)	OUT		1	(Multiple)	LVCMOS18	•	1.800	12	~	SLOW	~	NONE	~
✓ anode[7]	OUT	U13 V	1	14	LVCMOS18	•	1.800	12	~	SLOW	~	NONE	~
✓ anode[6]	OUT	K2 ~	1	35	LVCMOS18	•	1.800	12	~	SLOW	~	NONE	~
✓ anode[5]	OUT	T14 ~	1	14	LVCMOS18	•	1.800	12	~	SLOW	~	NONE	~
anode[4]	OUT	P14 ~	1	14	LVCMOS18	*	1.800	12	~	SLOW	~	NONE	~
✓ anode[3]	OUT	J14 ~	1	15	LVCMOS18	•	1.800	12	~	SLOW	~	NONE	~
anode[2]	OUT	T9 ~	1	14	LVCMOS18	•	1.800	12	~	SLOW	~	NONE	~
✓ anode[1]	OUT	J18 ~	1	15	LVCMOS18	•	1.800	12	~	SLOW	~	NONE	~
anode[0]	OUT	J17 ~	1	15	LVCMOS18	•	1.800	12	~	SLOW	~	NONE	~
v 숷 cathode (7)	OUT		1	(Multiple)	LVCMOS18	•	1.800	12	~	SLOW	~	NONE	~
✓ cathode[6]	OUT	L18 ~	1	14	LVCMOS18	•	1.800	12	~	SLOW	~	NONE	~
✓ cathode[5]	OUT	T11 ~	1	14	LVCMOS18	•	1.800	12	~	SLOW	~	NONE	~
cathode[4]	OUT	P15 ~	1	14	LVCMOS18	•	1.800	12	~	SLOW	~	NONE	~
cathode[3]	OUT	K13 ~	1	15	LVCMOS18	•	1.800	12	~	SLOW	~	NONE	~
✓ cathode[2]	OUT	K16 ~	1	15	LVCMOS18	•	1.800	12	~	SLOW	~	NONE	~
cathode[1]	OUT	R10 ~	1	14	LVCMOS18	*	1.800	12	~	SLOW	~	NONE	~
	OUT	T10 ~	1	14	LVCMOS18	•	1.800	12	~	SLOW	~	NONE	~
√ dp	OUT	H15 🗸	1	15	LVCMOS18	•	1.800	12	~	SLOW	~	NONE	~

Content



- 1. Background and introduction
- 2. Keil Quick Start
- 3. Debug with Keil
- 4. Seven-Segment Display
- 5. Vivado Tips
- 6. Lab1 Task



Vivado Tip1: A testbench example

timescale 1ns / 1ps Set time scale
module control_tb();

```
reg clk;
reg pause;
reg speedup;
wire [8:0] addr;
```

Reg: the input of your DUT Wire: the output of your DUT

```
control ctrl1(clk, pause, speedup, addr);
```

Module instantiation


```
initial begin
    clk = 0;
    forever #50 clk=~clk;
end
```


Initialize clk

```
initial begin
   pause = 0; speedup = 0;
#1650 pause = 1;
#3200 pause = 0;
#500 speedup = 1;
#1600 pause = 1;
#1600 speedup = 0; pause = 0;
#3200 $finish;
end
```

Generate stimuli (\$finish is used to finish the simulation)

Vivado Tip2: How to generate a constraint






I/O Ports window will show on the bottom. Then choose package pins to map your port in your module.

Then Ctrl+S, a constraint file will be generated.


You can also directly create a constraint file, and typing into it! (some syntax should be followed, you can search it on the internet)

Module ports



Physical pins

Vivado Tip2: How to generate a constraint



If you have no idea which pin should be mapped to your port, please refer to *Nexys A7™ FPGA Board Reference Manual (nexys-a7_rm.pdf* in our QQ group).

If there are some problems when using this FPGA board, please also refer to *Nexys A7* TM FPGA Board Reference Manual.

Another tip: download the board.xdc file on Github, uncomment the block you used, and just need to modify the ports.

https://github.com/Digilent/digilent-xdc

SME309 Lab1

Vivado Tip3: Initialize your ROM



```
initial begin
//instruction memory initial
instr mem[0] = 32' d0:
instr mem[1] = 32' d1:
instr mem[2] = 32' d2;
instr mem[3] = 32' d3:
instr mem[4] = 32' d4;
instr mem[5] = 32' d5:
instr mem[6] = 32' d6:
instr mem[7] = 32' d7:
instr mem[8] = 32' d8:
instr mem[9] = 32' d9:
instr mem[10] = 32' d10;
instr mem[11] = 32' d11:
instr mem[12] = 32' d12;
instr mem[13] = 32' d13:
```

instr mem[14] = 32' d14:

instr_mem[15] = 32' d15; instr_mem[16] = 32' d16;

instr mem[17] = 32' d17;

instr mem[18] = 32' d18;


instr mem[19] = 32' d19;


Copy the initial block into your memory module.

The initial content of ROM will be given at checkpoint. Before that, make your own initial content to test your design.


```
reg [31:0] INSTR MEM [127:0];
reg [31:0] DATA CONST MEM [127:0];
initial begin
    INSTR MEM[0] = 32'hE3A00000;
    INSTR MEM[1] = 32'hE1A0100F;
    INSTR MEM[2] = 32'hE0800001;
    INSTR MEM[3] = 32'hE2511001;
    INSTR MEM[4] = 32'h1AFFFFFC;
    INSTR MEM[5] = 32'hE59F01E8;
    INSTR MEM[6] = 32'hE58F57E0;
    INSTR MEM[7] = 32'hE59F57DC;
    INSTR MEM[8] = 32'hE59F21D8;
    INSTR MEM[9] = 32'hE5820000;
    INSTR MEM[10] = 32'hE5820004;
    INSTR MEM[11] = 32'hEAFFFFFE;
   for(i = 12; i < 128; i = i+1) begin
        INSTR MEM[i] = 32'h0:
initial begin
   DATA CONST MEM[0] = 32'h00000800;
   DATA CONST MEM[1] = 32'hABCD1234;
   for(i = 2; i < 128; i = i+1) begin
       DATA CONST MEM[i] = 32'h0;
```

```
for(i = 20; i < 128; i = i+1) begin
instr_mem[i] = 32' d0;
end</pre>
```





Right click the signal you want to see, then click 'add to wave window'





The waveform appears!

Content



- 1. Background and introduction
- 2. Keil Quick Start
- 3. Debug with Keil
- 4. Seven-Segment Display
- 5. Vivado Tips
- 6. Lab1 Task





Lab1 Task

Create an Instruction ROM (Read Only Memory) and a Data ROM, display the content of the ROMs with LED lights (for addresses) and 7-segment display (for memory content) on your FPGA board.


Requirements:

- 1. Your instr_mem and data_mem ROM should have a capacity of **128 words** each, and store the instructions and data respectively. Note that both memories are word addressable. There are 128 locations, each location has a content of **32 bits**, addressed with 7 bits.
- 2. Display the contents of Instruction and Data ROMs on the 7-segment display, and their addresses on LEDs. The speed of display should be approximately **1 instruction/datum per second**.
- 3. When the Instruction ROM display has completed, display the contents of Data ROM. Do this in a **cyclical manner**. If there is unused memory (does not contain useful information) in your ROM, initialize it to **zero**.



Lab1 Task

4. When **BTNC** is pressed, the display should **start and pause.** When **BTNU** is pressed, the display speed should increase to approximately **4 instructions/data per second**. When **BTND** is pressed, the display speed return to **1 instruction/datum per second**. When **BTND** is pressed again, it will speed down to **0.25 instruction/datum per second**, and pressing **BTNU** again will return to normal speed. (A simple state machine for this)



5. You should simulate all the modules in your design before programming into FPGA board, we will check your **simulation waveform** while checking all your design.

One second may be too long to simulate, you can set the max of counters to 10 in simulation.




Lab1 Task

6. The **I/O port of top module** of your design should be like this

7. We will give you the initial ".s" file to initialize your ROMs the day before the checkpoint. You should build the assembly code to machine code and initialize your memory. Before that, you can initialize your memory whatever you like in simulation.



A sample block diagram



Appendix, Lab Schedule



