# Programming Graphics Processing Units (GPUs)

Lokmane ABBAS TURKI lokmane.abbas\_turki@sorbonne-universite.fr

November 2018

◆日本 (日本 (日本 (日本 の)な())
1/48 GPU, CUDA

															7	•
															jilji	
															ıllıl	
															*	
															III  ▼	
				ables											0	
				vari								_			60	
				ilt-in PU								cutic			outin	
			io.	Device query, Hello World! and Built-in variables Addition of two arrays. CPU vs. GPU								Concurrency and asynchronous execution			Various applications of Batch computing	
		<u></u>	entat	J! an PU \				_	ation			ouo			atch	NDA
	lenti	arall	mno	Norld	MC)		bal	hared	nunic			nchr		>	of B	GPU. CUDA
	sedi	to p sy lav	op pu	ello v	rlo (		g glo	ing s	omr		iory	d asy		olatili	ions	G
	From parallel to sequential	From sequential to parallel Parallel efficiency laws	Install CUDA and documentation	ry, H	Basic Monte Carlo (MC)		Shared replacing global	Registers replacing shared	Threads/lanes communication		Using host memory	y an		MC for Local volatiliy	olicat	
	paral	seque el effi	CUE	due of	Mon		rep	ers re	ds/la		host	rrenc		r Loc	s ap	
Plan	10 E	rom s aralle	stall	evice dditi	asic		harec	egist	hread		sing	oncu		JC fo	ariou	té)
		Η Δ			Ω	(O ( )	S	~	<b>—</b>			O		2	>	nivers
	Parallel architecture evolution		CUDA, first steps			Shared/registers optimization for MC				Further optimizations bevond MC			Real applications			L. AT (LPSM. Sorbonne Université)
	chite		first			d/reg on fo				imiza	,		oplica			Sorbo
	lel ar		DA,			harec izatio				r opt b			al ap			PSM
	<sup>&gt;</sup> aral		CO			Sl				ırthe			R			D TA
	_					0				Ī						ند

	Parallel architecture evolution
	Plan
Parallel architecture evolution	
	From parallel to sequential From sequential to parallel Parallel efficiency laws
CUDA, first steps	
	Install CUDA and documentation Device query, Hello World! and Built-in variables Addition of two arrays: CPU vs. GPU Basic Monte Carlo (MC)
Shared/registers optimization for MC	
	Shared replacing global Registers replacing shared Threads/lanes communication
Further optimizations beyond MC	
	Using host memory Concurrency and asynchronous execution
Real applications	
	MC for Local volatiliy Various applications of Batch computing
L. AT (LPSM, Sorbonne Université)	GPU, CUDA 3 / 48

Parallel architecture evolution From parallel to sequential

## From 1946 to 70s

#### ENIAC 1946

- general-purpose machine Was the first electronic
- Later became the first Von Neumann machine Was a parallel machine
- Was used for Monte Carlo simulation
- Although developed for ballistic research, it was first used for hydrogen bomb computations

- Used by specialists and dedicated essentially to military applications
- Some well known: ILLIAC IV (1971) and Cray 1 (1976)



L. AT (LPSM, Sorbonne Université)

From parallel to sequential

## From 70s to 2000

#### sequential • Becoming

- Tradic (1954): The first transistor machine
- Intel 4004 (1971): Commercialization of the first microprocessor
- Amortizing the production costs by selling to the large public
- RAM became affordable (70s-80s) and used in microcomputers
- The memory hierarchy (Registers, cache, RAM, Hard Disc) is essential in computers
- The Moore's Law was satisfied on one core: Doubling the operating frequency each 18 months period

### Scientific

#### simulation •

- Caltech Cosmic Cube (1981): Proposing a parallel computer at a reasonable cost
- From 1980 to 2000: Connection of serial machines to increase performance
- communication and insufficient documentation

Difficulties due to multiplicities of platforms, inefficient inter-machine

Applied mathematics expanded in the world of serial resolution of PDEs Applied

L. AT (LPSM, Sorbonne Université)


GPU, CUDA


5 / 48

From sequential to parallel

Reaching the limit







L. AT (LPSM, Sorbonne Université)

php 

memory bandwidth bus availability mote ŏ CORES Architecture overview Laboratories 16 cores = ?2Sandia National

Parallel architecture evolution From sequential to parallel

Licado

L1 carrier

L2 transfel

cores

тинтогу

The limit architecture GPU (Graphic Processing Unit)



Tesla GPU Roadmap Efficiency and programmability e e e 0.5 Computational capabilities

Parallel architecture evolution From sequential to parallel

#### Programming

OpenCL: Low level language, can be implemented on all cards. languages**▶** 

2012

2010

2008

- CUDA: Less low level than OpenCL, dedicated to Nvidia cards.
- OpenACC (came from OpenHMPP): A directives language, its use does not require to rewrite the CPU code.

8 / 48 plipt GPU, CUDA L. AT (LPSM, Sorbonne Université)

7 / 48

<u></u>

GPU, CUDA

L. AT (LPSM, Sorbonne Université)

Parallel architecture evolution Parallel efficiency laws


Amdahl's law


For a fixed problem

(1)  $T(P) = T(1)\left(\alpha + \frac{1-\alpha}{P}\right), \quad S(P) = \frac{T(1)}{T(P)} = \frac{1}{\alpha + \frac{1-\alpha}{P}},$ 

 $\alpha\!\!:$  the fraction of the algorithm that is purely serial.

From Wikipedia





GPU, CUDA

Parallel efficiency laws Gustafson's law


Making it bigger

$$T(1) = (\alpha + [1 - \alpha]P)T(P), \quad S(P) = \frac{T(1)}{T(P)} = P - \alpha(P - 1),$$

(2)

 $\alpha\colon$  the fraction of the algorithm that is purely serial.

#### From Wikipedia



	Plan
Parallel architecture evolution	From parallel to sequential From sequential to parallel Parallel efficiency laws
CUDA, first steps	Install CUDA and documentation Device query, Hello World! and Built-in variables Addition of two arrays: CPU vs. GPU Basic Monte Carlo (MC)
Shared/registers optimization for MC	Shared replacing global Registers replacing shared Threads/lanes communication
Further optimizations beyond MC	Using host memory Concurrency and asynchronous execution
Real applications	1 1 1 1
	*) \(\frac{1}{2}   \qq                \qu

CUDA, first steps Install CUDA and documentation Install CUDA on Linux machines

gcc/g++ should be already available on your machine

Install CUDA: https://developer.nvidia.com/cuda-downloads

Disabling Secure Boot on UEFI (BIOS)

Add /usr/local/cuda/bin to PATH and /usr/local/cuda/lib64 to LD\_LIBRARY\_PATH

Install CUDA on Windows machines

Install Visual Studio 2017 Community with C/C++ tools: https://visualstudio.microsoft.com/fr/downloads/ Install CUDA: https://developer.nvidia.com/cuda-downloads

Disabling Secure Boot on UEFI (BIOS)

Add the address of cl compiler to Path

Perform register changes explained at 7:40 in the video https://www.youtube.com/watch?v=8NtHDkUoN98 Important! Very often use the documentation provided by NVIDIA, in particular:

CUDA C Programming Guide: Necessary document for the CUDA language handling and global understanding of the hardware architecture of the GPU

► CUDA\_Runtime\_API: Document describing the CUDA functions that allow to program the GPU allow to program the GPU.

, first steps Device query, Hello World! and Built-in variables

#### Compilation + Execution

- Compile DevQuery.cu using nvcc DevQuery.cu -arch=sm\_50 -o DQ
  - Execute DQ using ./DQ on Linux machines and using DQ on Windows machines

## Use documentation

- ► Get the specifications of cudaGetDeviceCount and of cudaGetDeviceProperties in CUDA\_Runtime\_API
  - See how they can be used from the examples of CUDA\_C\_Programming\_Guide

# First code Write in the main function of DevQuery.cu the appropriate code that


- Displays the number of available GPUs
- ► Give the properties of GPUs
- ► How could you catch execution errors using testCUDA?

(L. AT (LPSM, Sorbonne Université) GPU, CUDA 13 / 48

CUDA, first steps Device

Device query, Hello World! and Built-in variables

## GPU architecture



### Hardware software

- equivalence > Streaming processor: Excutes threads
- ► Streaming multiprocessor: Executes blocks

Built-in variables Known within functions excuted on GPU: threadIdx.x, blockDim.x, blockIdx.x, gridDim.x

 4 - D > 4 - D

CUDA, first steps Device query, Hello World! and Built-in variables

## Always with DevQuery.cu

#### Hello World!

- See in CUDA documentation how cudaDeviceSynchronize and printf
- Printf Hello World! in empty\_k
- Use cudaDeviceSynchronize just after empty\_k call in the main function •
- Call empty\_k with <<<1, 1>>>, then with <<<1, 8>>> and with <<<8, 1>>>

#### Built-in variables

- Instead of Hello World!, display the built-in variables •
- Execute with <<<1, 1>>>, <<<1, 32>>>, <<<1, 33>>>, <<<32, 1>>> and with <<<8, 4>>>
- Propose a linear combination of threadIdx.x and blockIdx.x that provides successive different values

15 / 48 php GPU, CUDA L. AT (LPSM, Sorbonne Université)

Device query, Hello World! and Built-in variables

## Function declaration and calling

Standard C The same as for C or C++ programming functions

#### Kernel functions

- Called by the CPU and executed on the GPU
- Declared as \_\_global\_\_ void myKernel (...) { ...; } myKernel<<<numblocks, threadsPerBlock>>>(...); where Called standardly by
- numBlocks should take into account the number of multiprocessors threadsPerBlock should take into account the warp size
- Dynamic parallelism: kernels can be called within kernels by the GPU and executed on the GPU •

#### device functions

- Called by the GPU and executed on the GPU
  - Declared as

```
__device__ void myDivFun (...) { ...; }
__device__ float myDivFun (...) { ...; }
```

- Called simply by myDivFum(...) but only within other device functions or kernels

CUDA, first steps Addition of two arrays: CPU vs. GPU

On CPU We want to add two large arrays of integers and put the result in a third

- Create a new file .cu, include stdio.h and timer.h in the top
- In the main function, allocate three arrays a, b, c using malloc
- Assign some values to a and b

• •

- Using functions defined in timer.h, compute the execution time of adding a and b •
- Free the CPU memory using free **A**

We keep the same CPU code. For given values of numBlocks and threadsPerBlock, we want to perform an addition of numBlocks × threadsPerBlock integers On GPU

- Allocate aGPU, bGPU, cGPU on the GPU using cudaMalloc **A**
- Transfer the values of a, b to aGPU, bGPU using cudaMemcpy **A**
- Write the kernel that adds aGPU to bGPU and return the result in cGPU •
- Copy cGPU to c
- Compute the execution time
- Propose a trick to deal with sizes different from numBlocks × threadsPerBlock

L. AT (LPSM, Sorbonne Université)

GPU, CUDA

17 / 48

plip

Å |II|I ▼

Addition of two arrays: CPU vs. GPU

# Compute the execution time on GPU with

```
**************************
                                                                                                                                                                                                                                                                                                                                      To compute the execution time of this part of the code
                                                                                                                                                                                                                                                                                                                                                                                                                                                                         testCUDA(cudaEventElapsedTime(&TimeVar, start, stop));
                                                                                                                                                                                                                                                                                                                                                                                                                                        testCUDA(cudaEventSynchronize(stop));
                                                                                                                                      testCUDA(cudaEventRecord(start,0));
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        testCUDA(cudaEventDestroy(start));
                                 cudaEvent_t start, stop;
testCUDA(cudaEventCreate(&start));
                                                                                                                                                                                                                                                                                                                                                                                                         testCUDA(cudaEventRecord(stop,0));
                                                                                                 testCUDA(cudaEventCreate(&stop));
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         testCUDA(cudaEventDestroy(stop));
float TimeVar;
```

GPU, CUDA L. AT (LPSM, Sorbonne Université)

18 / 48

php 

Pricing European  $F_t = e^{-r(T-t)} E(f(S_s, t \le s < T) | \mathfrak{F}_t), \ t \in [0, T)$  where

- f is the contract's payoff
- T is the contract's maturity
- r is the risk-free interest rate

 $X = f(S_{s,t \le s < T})$  We want to simulate F(0,y) = E(X) using a family  $\{X_i\}_{i \le n}$  of i.i.d  $\sim X$ 

Strong law of large numbers:

$$P\left(\lim_{n\to+\infty}\frac{X_1+X_2+\ldots+X_n}{n}=E(X)\right)=1$$

- $\qquad \text{Denoting } \epsilon_n = E(X) \frac{X_1 + X_2 + ... + X_n}{n}$ 
  - ► Central limit theorem:

$$\frac{\sqrt{n}}{\sigma}\epsilon_n \to G \sim \mathcal{N}(0,1)$$


There is a 95% chance of having:

$$|\epsilon_n| \le 1.96 rac{\sigma}{\sqrt{n}}$$

GPU, CUDA

CUDA, first steps Basic Monte Carlo (MC)

## European path-dependant pricing



Iterating if Path-Dependant Contracts

## For each time step:

- 1 Random number generation (if parallelized)
- 2 Stock price actualization
- 3 Compute the payoff

CUDA, first steps Basic Monte Carlo (MC)

General Form of Without loss of generality: linear RNGs 
$$X_n = (AX_{n-1} + C) \ mod(m) = (A : C) \begin{pmatrix} X_{n-1} \\ \dots \\ 1 \end{pmatrix} \ mod(m) \tag{3}$$

Parallel-RNG from
Period Splitting of\* Pierre L'Ecuyer proposed a very efficient RNG (1996) which is a CMRG
One RNG on 32 bits: Combination of two MRG with *lag* = 3 for each MRG.

$$x_n = (a_1x_{n-1} + a_2x_{n-2} + a_3x_{n-3}) \mod(m)$$



Parallel-RNG from

Parameterization\* Same parallelization as SPRNG Prime Modulus LCG. of RNGs\* The same RNG with different parameters "a":

$$x_n = ax_{n-1} + c \mod(m)$$

L. AT (LPSM, Sorbonne Université)

GPU, CUDA

Basic Monte Carlo (MC)

# Bullet option in Black & Scholes model

Price at 
$$t=0$$
  $F_0=e^{-r_0T}E\left((S_T-K)_+1_{\{I_T\in [P_1,P_2]\}}\right)$  with  $I_t=\sum_{T_1\leq t}1_{\{S_{T_1}< B\}}$ 

$$K$$
 ,  $T$  are respectively the contract's strike and maturity  $0< T_1 < \ldots < T_M = T$  is a predetermined schedule

The barrier 
$$B$$
 should be crossed  $I_{\mathcal{T}}$  times  $\in \{P_1,...,P_2\} \subset \{0,...,M\}$ 

Black & Scholes For  $0 \le s < t \le T$ ,  $S_t \equiv S_s \exp \left( (r_0 - \sigma^2/2)(t-s) + \sigma \sqrt{t-s}G \right)$  and model  $S_0 = x_0$ 

- $\sigma$  is the volatility
- ${\cal G}$  is independent from  $S_s$  and has a standard random distribution
- $x_0$  is the initial spot price of S at time 0

Complete MC.cu After memory allocation and free, uncomment the kernel call then fill it with the appropriate call of BoxMuller\_d and of BS\_d.


php 

21 / 48

# Plan Parallel architecture evolution From parallel to sequential From sequential to parallel Parallel efficiency laws CUDA, first steps Install CUDA and documentation Device query, Hello World! and Built-in variables Addition of two arrays: CPU vs. GPU Basic Monte Carlo (MC) Shared/registers optimization for MC Shared replacing global Registers replacing global Registers replacing shared Threads/lanes communication Further optimizations beyond MC Using host memory Concurrency and asynchronous execution Real applications MC for Local volatiliy Various applications of Batch computing And Provided Provided

Shared/registers optimization for MC Shared replacing global

## Shared: Second fastest memory



#### Shared memory

- Cached memory visible to all threads of the same block
- Has a lifetime of a kernel
- Static allocation of arrays: \_\_shared\_\_ float A[100];
- Dynamic allocation of arrays: extern \_\_shared\_\_ float A[]; kernel call: myKernel<<<<..., ..., 100\*sizeof(float)>>>(...);
- In MemComp Replace the use of aGlob by a static shared array
- In MC\_k Replace as much as possible the use of global arrays by static shared

dTrdys
dTrdys
dTrdys
dTrdys
dTrdys
CPU, CUDA
L. AT (LPSM, Sorbonne Université)
24 / 48

23 / 48

GPU, CUDA

L. AT (LPSM, Sorbonne Université)

# Bullet option on an average of Black & Scholes

Price at 
$$t=0$$
  $F_0=e^{-r_0T}E\left((S_T-K)_+1_{\{I_T\in[P_1,P_2]\}}\right)$  with  $I_t=\sum 1_{\{S_{T_i}< B\}}$ 

- K, T are respectively the contract's strike and maturity
- $0 < \mathcal{T}_1 < ... < \mathcal{T}_{\mathcal{M}} = \mathcal{T}$  is a predetermined schedule
- The barrier B should be crossed  $I_{\mathcal{T}}$  times  $\in \{P_1,...,P_2\} \subset \{0,...,M\}$
- ro risk-free rate

#### Multi-dimensional model


For  $0 \le s < t \le T$ ,  $S_t = 1/D\sum_{i=1}^D S_t^i$   $S_i^i = S_i^s \exp\left((r_0 - \sigma^2/2)(t-s) + \sigma\sqrt{t-s}G_i\right)$  and  $S_0^i = x_i$   $\sigma$  is the volatility

- Each  $G_i$  is independent from  $(S_s^1,...,S_s^D,G_1,...,G_{i-1},G_{i+1},...,G_D)$  and has a standard random distribution
- $x_i$  is the initial spot price of  $S^i$  at time 0

Adapt the code for this multi-dimensional setting using dynamic shared arrays and test it with D=4. Complete MC.cu

GPU, CUDA L. AT (LPSM, Sorbonne Université)

## Registers: Fastest memory



#### Registers

- Divided homogeneously between threads of the same block
- Have a lifetime of a kernel
- Cannot be used for arrays

Replace the use of aGlob by a register variable In MemComp

Replace as much as possible the use of global arrays (shared arrays) by registers In MC\_k

GPU, CUDA L. AT (LPSM, Sorbonne Université)

**50 €** 25 / 48


php

IIIII

# Shared/registers optimization for MC Threads/lanes communication

#### Some facts

- Threads can access to any memory space of the shared memory of their
- The synchronization barrier \_\_syncthreads(); ensures that threads of the same block wait for all other threads of the same block.
- Threads of different blocks cannot exchange values within the same kernel
- Dot product ► S exercise u
- Store the product result in the shared memory then perform a reduction using the following scheme with a \_\_syncthreads(); at each step



- ► How atomicAdd operates? Use it for the reduction through blocks
- What happens when atomicAdd is used for the whole sum?

 L. AT (LPSM, Sorbonne Université)
 GPU, CUDA

27 / 48

plipl

## Shared/registers optimization for MC T Some facts

Threads/lanes communication

- Threads in the same warp, called lanes, can access to any register associated to their warp
- Functions prefixed with \_\_shfl are needed for this communication
- Lanes do not need synchronization

Syntax example float \_\_shfl\_down(float var, unsigned int delta, int width);

- var is the value to be communicated
- delta is a lane translation index
- width is the number of involved threads

#### Test this

```
global void Kernel(Int *A);
int idx = threadidx.x * blockIdx.x*blockDlm.x;
int lane = threadidx.x*warpSize;
int loc;
loc = A[idx];
if(blockidx.x<1 &s lane==idx);
printf(**d , *1, *1 \n", lane, loc;
}</pre>
```

Now, make the appropriate changes to MC\_k

#### Benefits

- ► Makes the shared memory available for other tasks
- Registers are faster
- ▶ Does not have to synchronize between threads > <=> <=> =>

L. AT (LPSM, Sorbonne Université) GPU, CUDA CPU, CUDA 28 / 48